EP3C16F256C8N Altera, EP3C16F256C8N Datasheet - Page 38
EP3C16F256C8N
Manufacturer Part Number
EP3C16F256C8N
Description
IC CYCLONE III FPGA 16K 256FBGA
Manufacturer
Altera
Series
Cyclone® IIIr
Datasheets
1.EP3C5F256C8N.pdf
(5 pages)
2.EP3C5F256C8N.pdf
(34 pages)
3.EP3C5F256C8N.pdf
(66 pages)
4.EP3C5F256C8N.pdf
(14 pages)
5.EP3C5F256C8N.pdf
(76 pages)
6.EP3C16F256C8N.pdf
(274 pages)
Specifications of EP3C16F256C8N
Number Of Logic Elements/cells
15408
Number Of Labs/clbs
963
Total Ram Bits
516096
Number Of I /o
168
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-FBGA
Family Name
Cyclone III
Number Of Logic Blocks/elements
15408
# I/os (max)
168
Frequency (max)
402MHz
Process Technology
65nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
15408
Ram Bits
516096
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
256
Package Type
FBGA
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200P0037 - BOARD DEV/EDUCATION ALTERA DE0544-2411 - KIT DEV NIOS II CYCLONE III ED.
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2464
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP3C16F256C8N
Manufacturer:
ALTERA
Quantity:
816
3–2
Cyclone III Device Handbook, Volume 1
f
Table 3–1
Table 3–1. Summary of M9K Memory Features
For information about the number of M9K memory blocks for the Cyclone III device
family, refer to the
Configurations (depth × width)
Parity bits
Byte enable
Packed mode
Address clock enable
Single-port mode
Simple dual-port mode
True dual-port mode
Embedded shift register mode
ROM mode
FIFO buffer
Simple dual-port mixed width support
True dual-port mixed width support
Memory initialization file (.mif)
Mixed-clock mode
Power-up condition
Register asynchronous clears
Latch asynchronous clears
Write or read operation triggering
Same-port read-during-write
Mixed-port read-during-write
Notes to
(1) FIFO buffers and embedded shift registers that require external logic elements (LEs) for implementing control
(2) Width modes of ×32 and ×36 are not available.
logic.
Table
lists the features supported by the M9K memory
(1)
3–1:
Feature
Cyclone III Device Family Overview
(1)
(2)
Read address registers and output registers only
Chapter 3: Memory Blocks in the Cyclone III Device Family
Outputs set to Old Data or Don’t Care
Outputs set to Old Data or New Data
Write and read: Rising clock edges
chapter.
Output latches only
Outputs cleared
M9K Blocks
© December 2009 Altera Corporation
8192 × 1
4096 × 2
2048 × 4
1024 × 8
1024 × 9
512 × 16
512 × 18
256 × 32
256 × 36
v
v
v
v
v
v
v
v
v
v
v
v
v
v
Overview