EP3C25F324C8N Altera, EP3C25F324C8N Datasheet - Page 60

IC CYCLONE III FPGA 25K 324-FBGA

EP3C25F324C8N

Manufacturer Part Number
EP3C25F324C8N
Description
IC CYCLONE III FPGA 25K 324-FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C25F324C8N

Number Of Logic Elements/cells
24624
Number Of Labs/clbs
1539
Total Ram Bits
608256
Number Of I /o
215
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
324-FBGA
Family Name
Cyclone III
Number Of Logic Blocks/elements
24624
# I/os (max)
215
Frequency (max)
402MHz
Process Technology
65nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
24624
Ram Bits
608256
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
324
Package Type
FBGA
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2411 - KIT DEV NIOS II CYCLONE III ED.544-2370 - KIT STARTER CYCLONE III EP3C25
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2078
EP3C25F324C8NES

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C25F324C8N
Manufacturer:
ALTERA
Quantity:
2 350
Part Number:
EP3C25F324C8N
Manufacturer:
ALTERA
Quantity:
160
Part Number:
EP3C25F324C8N
Manufacturer:
ALTERA53
Quantity:
612
Part Number:
EP3C25F324C8N
Quantity:
2 204
Part Number:
EP3C25F324C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C25F324C8N
Manufacturer:
ALTERA
0
Part Number:
EP3C25F324C8N
Manufacturer:
ALTERA
Quantity:
565
Part Number:
EP3C25F324C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C25F324C8N
0
Part Number:
EP3C25F324C8NES
Manufacturer:
ALTERA
0
Part Number:
EP3C25F324C8NES
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Page 60
Document Revision History
Table 10. Document Revision History
Date and Revision
November 2008,
version 1.2
July 2008
version 1.1
August 2007
version 1.0
Table 10
Changes Made
Updated
Added
Updated
Added
Added
Added
Design”
Updated
Added
Added
Added
Inserted
Figure 12
Initial release.
shows the revision history for this chapter.
“Planning for On-Chip
“Selecting a Synthesis Tool”
“Using Megafunctions”
“Planning for Hierarchical and Team-Based
Table 1
Table
Table
section.
Figure
“Power Consideration”
“Design Entry”
“Verification”
and
7.
4.
Figure
8,
Figure
13.
section.
9,
section.
Figure
Debugging”section.
section.
section.
10,
section.
Figure
11,
© November 2008 Altera Corporation
Summary of Changes
Document Revision History

Related parts for EP3C25F324C8N