EP2C35F484I8 Altera, EP2C35F484I8 Datasheet - Page 147

• Manufacturer Part Number: EP2C35F484I8
• Description: IC CYCLONE II FPGA 33K 484-FBGA
• Manufacturer: Altera
• Series: Cyclone® IIr

Specifications of EP2C35F484I8

• Number Of Logic Elements/cells: 33216
• Number Of Labs/clbs: 2076
• Total Ram Bits: 483840
• Number Of I /o: 322
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 484-FBGA
• Family Name: Cyclone® II
• Number Of Logic Blocks/elements: 33216
• # I/os (max): 322
• Frequency (max): 402.58MHz
• Process Technology: 90nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 33216
• Ram Bits: 483840
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 484
• Package Type: FBGA
• For Use With: P0301 - DE2 CALL FOR ACADEMIC PRICING544-1733 - PCI KIT W/CYCLONE II EP2C35N
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Not Compliant
• Other names: 544-2108

Figure 5–4. High-Speed I/O Timing Budget
Note to
(1)
Altera Corporation
February 2008
Internal Clock Period
f
(input
clock
frequency)
Device
operation
in Mbps
t
H S C L K
D U T Y
Table 5–48. RSDS Transmitter Timing Specification (Part 1 of 2)
Symbol
The equation for the high-speed I/O timing budget is:
period = TCCS + RSKM + SW + RSKM.
Figure
5–4:
Conditions
×10
×10
×8
×7
×4
×2
×1
×8
×7
×4
×2
×1
—
0.5 × TCCS
Table 5–48
311 Mbps. RSDS is supported for transmitting from Cyclone II devices.
Cyclone II devices cannot receive RSDS data because the devices are
intended for applications where they will be driving display drivers.
Cyclone II devices support a maximum RSDS data rate of 311 Mbps using
DDIO registers. Cyclone II devices support RSDS only in the commercial
temperature range.
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
–6 Speed Grade
Typ
RSKM
—
—
—
—
—
—
—
—
—
—
—
—
—
shows the RSDS timing budget for Cyclone II devices at
Max(1)
155.5
155.5
155.5
155.5
155.5
311
311
311
311
311
311
311
55
Note (1)
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
–7 Speed Grade
DC Characteristics and Timing Specifications
Typ
—
—
—
—
—
—
—
—
—
—
—
—
—
SW
Max(1)
Cyclone II Device Handbook, Volume 1
155.5
155.5
155.5
155.5
155.5
311
311
311
311
311
311
311
55
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
–8 Speed Grade
RSKM
Typ
—
—
—
—
—
—
—
—
—
—
—
—
—
0.5 × TCCS
Max(1)
155.5
155.5
155.5
155.5
155.5
311
311
311
311
311
311
311
55
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
MHz
MHz
MHz
MHz
MHz
MHz
Unit
%
5–57