EP4CE55F29C8LN Altera, EP4CE55F29C8LN Datasheet - Page 359
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP4CE55F29C8LN
Manufacturer Part Number
EP4CE55F29C8LN
Description
IC CYCLONE IV FPGA 55K 780FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CE55F29C8LN
Number Of Logic Elements/cells
55856
Number Of Labs/clbs
3491
Total Ram Bits
2340000
Number Of I /o
374
Voltage - Supply
0.97 V ~ 1.03 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 359 of 478
- Download datasheet (13Mb)
Chapter 1: Cyclone IV Transceivers Architecture
Transceiver Top-Level Port Lists
Transceiver Top-Level Port Lists
Table 1–26. Transmitter Ports in ALTGX Megafunction for Cyclone IV GX
© December 2010 Altera Corporation
TX PCS
TX PMA
Block
tx_datain
tx_clkout
tx_coreclk
tx_phase_comp_
fifo_error
tx_ctrlenable
tx_forcedisp
tx_dispval
tx_invpolarity
tx_bitslipboun
daryselect
tx_dataout
tx_forceelec
idle
Port Name
Table 1–26
instantiating a transceiver using the ALTGX megafunction. The ALTGX megafunction
requires a relatively small number of signals. There are also a large number of
optional signals that facilitate debugging by providing information about the state of
the transceiver.
Output
Output Clock signal
Output
Output
Input/
Input
Input
Input
Input
Input
Input
Input
Input
through
Synchronous to
tx_clkout (non-bonded
modes) or coreclkout
(bonded modes)
Clock signal
Synchronous to
tx_clkout (non-bonded
modes) or coreclkout
(bonded modes)
Synchronous to
tx_clkout (non-bonded
modes) or coreclkout
(bonded modes)
Synchronous to
tx_clkout (non-bonded
modes) or coreclkout
(bonded modes)
Synchronous to
tx_clkout (non-bonded
modes) or coreclkout
(bonded modes)
Asynchronous signal.
Minimum pulse width is two
parallel clock cycles.
Asynchronous signal.
Asynchronous signal.
Table 1–29
Clock Domain
—
provide descriptions of the ports available when
Parallel data input from the FPGA fabric to the transmitter.
■
FPGA fabric-transmitter interface clock in non-bonded modes
■
Optional write clock port for the TX phase compensation FIFO.
TX phase compensation FIFO full or empty indicator.
■
8B/10B encoder control or data identifier. This signal passes
through the TX Phase Compensation FIFO.
■
■
8B/10B encoder forcing disparity control. This signal passes
through the TX Phase Compensation FIFO.
■
■
8B/10B encoder forcing disparity value. This signal passes
through the TX Phase Compensation FIFO.
■
■
Transmitter polarity inversion control.
■
Control the number of bits to slip before serializer.
■
Transmitter serial data output signal.
Force the transmitter buffer to PIPE electrical idle signal levels.
For equivalent signal defined in PIPE 2.00 specification, refer to
Table 1–15 on page
Bus width depends on channel width multiplied by number
of channels per instance.
Each channel has a tx_clkout signal that can be used to
clock data (tx_datain) from the FPGA fabric into the
transmitter.
A high level indicates FIFO is either full or empty.
A high level to encode data as a /Kx.y/ control code group.
A low level to encode data as a /Dx.y/ data code group.
A high level to force encoding to positive or negative
disparity depending on the tx_dispval signal level.
A low level to allow default encoding according to the
8B/10B running disparity rules.
A high level to force encoding with a negative disparity code
group when tx_forcedisp port is asserted high.
A low level to force encoding with a positive disparity code
group when tx_forcedisp port is asserted high.
A high level to invert the polarity of every bit of the 8- or 10-
bit input data to the serializer.
Valid values from 0 to 9
Cyclone IV Device Handbook, Volume 2
1–50.
Description
1–79
Related parts for EP4CE55F29C8LN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-25T](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: