EP1S10F780C6 Altera, EP1S10F780C6 Datasheet - Page 261

IC STRATIX FPGA 10K LE 780-FBGA

EP1S10F780C6

Manufacturer Part Number
EP1S10F780C6
Description
IC STRATIX FPGA 10K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S10F780C6

Number Of Logic Elements/cells
10570
Number Of Labs/clbs
1057
Total Ram Bits
920448
Number Of I /o
426
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1111

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S10F780C6
Manufacturer:
FC
Quantity:
34
Part Number:
EP1S10F780C6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F780C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F780C6
Manufacturer:
ALTERA
0
Part Number:
EP1S10F780C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S10F780C6
Quantity:
10
Part Number:
EP1S10F780C6/7
Manufacturer:
ALTERA
0
Part Number:
EP1S10F780C6ES
Manufacturer:
ALTERA
Quantity:
38
Part Number:
EP1S10F780C6ES
Manufacturer:
ALTERA
Quantity:
44
Part Number:
EP1S10F780C6ES
Manufacturer:
ALTERA
0
Part Number:
EP1S10F780C6N
Manufacturer:
Altera
Quantity:
10 000
Notes to
(1)
(2)
t
t
DUTY
LOCK
Table 4–125. High-Speed I/O Specifications for Flip-Chip Packages (Part 4 of 4)
Symbol
When J = 4, 7, 8, and 10, the SERDES block is used.
When J = 2 or J = 1, the SERDES is bypassed.
Table
4–125:
LVDS (J = 2
through 10)
LVDS (J =1)
and LVPECL,
PCML,
HyperTransport
technology
All
Conditions
47.5
Min
45
-5 Speed Grade
Typ
50
50
Max
52.5
100
55
47.5
Min
45
-6 Speed Grade
Typ
50
50
Max
52.5
100
55
Notes
47.5
Min
45
(1),
-7 Speed Grade
(2)
Typ
50
50
Max
52.5
100
55
47.5
Min
45
-8 Speed Grade
Typ
50
50
Max
52.5
100
55
Unit
μs
%
%

Related parts for EP1S10F780C6