EP1S20F780C7 Altera, EP1S20F780C7 Datasheet - Page 39

IC STRATIX FPGA 20K LE 780-FBGA

EP1S20F780C7

Manufacturer Part Number
EP1S20F780C7
Description
IC STRATIX FPGA 20K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S20F780C7

Number Of Logic Elements/cells
18460
Number Of Labs/clbs
1846
Total Ram Bits
1669248
Number Of I /o
586
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
18460
# I/os (max)
586
Frequency (max)
420.17MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
18460
Ram Bits
1669248
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1116

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S20F780C7
Manufacturer:
ALTERA
Quantity:
1 238
Part Number:
EP1S20F780C7
Manufacturer:
ALTERA
Quantity:
453
Part Number:
EP1S20F780C7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F780C7
Manufacturer:
ALTERA
0
Part Number:
EP1S20F780C7
Manufacturer:
ALTERA
Quantity:
200
Part Number:
EP1S20F780C7L
Manufacturer:
NXP
Quantity:
1 448
Part Number:
EP1S20F780C7L
Manufacturer:
ALTERA
0
Part Number:
EP1S20F780C7N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S20F780C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F780C7N
Manufacturer:
ALTERA
0
Part Number:
EP1S20F780C7N
Manufacturer:
ALTERA
Quantity:
200
Part Number:
EP1S20F780C7N
0
Altera Corporation
July 2005
Shift Register Support
You can configure embedded memory blocks to implement shift registers
for DSP applications such as pseudo-random number generators, multi-
channel filtering, auto-correlation, and cross-correlation functions. These
and other DSP applications require local data storage, traditionally
implemented with standard flip-flops, which can quickly consume many
logic cells and routing resources for large shift registers. A more efficient
alternative is to use embedded memory as a shift register block, which
saves logic cell and routing resources and provides a more efficient
implementation with the dedicated circuitry.
The size of a w × m × n shift register is determined by the input data
width (w), the length of the taps (m), and the number of taps (n). The size
of a w × m × n shift register must be less than or equal to the maximum
number of memory bits in the respective block: 576 bits for the M512
RAM block and 4,608 bits for the M4K RAM block. The total number of
shift register outputs (number of taps n × width w) must be less than the
maximum data width of the RAM block (18 for M512 blocks, 36 for M4K
blocks). To create larger shift registers, the memory blocks are cascaded
together.
Data is written into each address location at the falling edge of the clock
and read from the address at the rising edge of the clock. The shift register
mode logic automatically controls the positive and negative edge
clocking to shift the data in one clock cycle.
TriMatrix memory block in the shift register mode.
Stratix Device Handbook, Volume 1
Figure 2–14
Stratix Architecture
shows the
2–25

Related parts for EP1S20F780C7