EP20K300EQC240-2 Altera, EP20K300EQC240-2 Datasheet - Page 31

IC APEX 20KE FPGA 300K 240-PQFP

EP20K300EQC240-2

Manufacturer Part Number
EP20K300EQC240-2
Description
IC APEX 20KE FPGA 300K 240-PQFP
Manufacturer
Altera
Series
APEX-20K®r
Datasheet

Specifications of EP20K300EQC240-2

Number Of Logic Elements/cells
11520
Number Of Labs/clbs
1152
Total Ram Bits
147456
Number Of I /o
152
Number Of Gates
728000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-MQFP, 240-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP20K300EQC240-2
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP20K300EQC240-2
Manufacturer:
ALTERA
0
Part Number:
EP20K300EQC240-2
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP20K300EQC240-2N
Manufacturer:
ALTERA
0
Part Number:
EP20K300EQC240-2X
Manufacturer:
ALTERA
Quantity:
200
Part Number:
EP20K300EQC240-2X
Manufacturer:
ALTERA
0
Part Number:
EP20K300EQC240-2X
Manufacturer:
ALTERA
Quantity:
170
Part Number:
EP20K300EQC240-2XN
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EP20K300EQC240-2XN
Manufacturer:
NIPPON
Quantity:
5 510
Part Number:
EP20K300EQC240-2XN
Manufacturer:
ALTERA
0
Altera Corporation
Figure 18. Deep Memory Block Implemented with Multiple ESBs
The ESB implements two forms of dual-port memory: read/write clock
mode and input/output clock mode. The ESB can also be used for
bidirectional, dual-port memory applications in which two ports read or
write simultaneously. To implement this type of dual-port memory, two
or four ESBs are used to support two simultaneous reads or writes. This
functionality is shown in
Figure 19. APEX 20K ESB Implementing Dual-Port RAM
Clock A
APEX 20K Programmable Logic Device Family Data Sheet
ESB
ESB
ESB
Address Decoder
address_a[]
data_a[]
we_a
clkena_a
Figure
Port A
19.
address_b[]
clkena_b
Port B
data_b[]
we_b
to System Logic
Clock B
31

Related parts for EP20K300EQC240-2