EP3C120F484I7N Altera, EP3C120F484I7N Datasheet - Page 57

IC CYCLONE III FPGA 120K 484FBGA

EP3C120F484I7N

Manufacturer Part Number
EP3C120F484I7N
Description
IC CYCLONE III FPGA 120K 484FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C120F484I7N

Number Of Logic Elements/cells
119088
Number Of Labs/clbs
7443
Total Ram Bits
3981312
Number Of I /o
283
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
For Use With
544-2589 - KIT DEV EMB CYCLONE III EDITION544-2566 - KIT DEV DSP CYCLONE III EDITION544-2444 - KIT DEV CYCLONE III EP3C120
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2538

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C120F484I7N
Manufacturer:
DALLAS
Quantity:
101
Part Number:
EP3C120F484I7N
Manufacturer:
ALTERA
Quantity:
561
Part Number:
EP3C120F484I7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C120F484I7N
Manufacturer:
ALTERA
0
Part Number:
EP3C120F484I7N
Manufacturer:
ALTERA
Quantity:
150
Part Number:
EP3C120F484I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C120F484I7N
0
Part Number:
EP3C120F484I7N WWW.YIBEIIC.COM
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Chapter 2: Cyclone III LS Device Data Sheet
Electrical Characteristics
Table 2–18. Differential I/O Standard Specifications
Power Consumption
© December 2009
BLVDS
(Row
I/Os)
BLVDS
(Column
I/Os)
mini-LVDS
(Row
I/Os)
mini-LVDS
(Column
I/Os)
RSDS
(Row
I/Os)
RSDS
(Column
I/Os)
PPDS
(Row
I/Os)
PPDS
(Column
I/Os)
Notes to
(1) For an explanation of the terms used in
(2) R
(3) The LVPECL input standard is only supported at clock input. The output standard is not supported.
(4) There is no fixed V
(5) Mini-LVDS, RSDS, and PPDS standards are only supported at output pins of Cyclone III LS devices.
Standard
I/O
(4)
(4)
(5)
(5)
(5)
(5)
(5)
(5)
L
range: 90 ≤ R
Table
2.375
2.375
2.375
2.375
2.375
2.375
2.375
2.375
2–18:
Min
Altera Corporation
L
≤ 110 Ω.
V
ICM
C CIO
Typ
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
, V
Use the following methods to estimate power for your design:
Use the interactive Excel-based EPE before designing your device to get a magnitude
estimate of the device power. The Quartus II PowerPlay power analyzer provides
better quality estimates based on the specifics of the design after place-and-route is
complete. The PowerPlay power analyzer can apply a combination of user-entered,
simulation-derived, and estimated signal activities which, combined with detailed
circuit models, can yield very accurate power estimates.
(V)
OD
, and V
The Excel-based EPE
The Quartus II
2.625
2.625
2.625
2.625
2.625
2.625
2.625
2.625
Max
OS
specification for BLVDS. They are dependent on the system topology.
Min Max Min
100 —
100 —
V
Table
ID
(mV)
2–18, refer to
®
PowerPlay power analyzer feature
(Note 1)
“Transmitter Output Waveform”
Condition
(Part 2 of 2)
V
ICM
(V)
Max Min Typ Max
in
300
300
100 200
100 200
100 200
100 200
“Glossary” on page
V
O D
(mV)
Cyclone III Device Handbook, Volume 2
(2)
600
600
600
600
600
600
2–26.
Min
1.0
1.0
0.5
0.5
0.5
0.5
V
OS
Typ
(V)
1.2
1.2
1.2
1.2
1.2
1.2
(2)
Max
1.4
1.4
1.5
1.5
1.4
1.4
2–13

Related parts for EP3C120F484I7N