EP1S40F1508C6 Altera, EP1S40F1508C6 Datasheet - Page 64

IC STRATIX FPGA 40K LE 1508-FBGA

EP1S40F1508C6

Manufacturer Part Number
EP1S40F1508C6
Description
IC STRATIX FPGA 40K LE 1508-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S40F1508C6

Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
822
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1508-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1427
EP1S40SF1508C6

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S40F1508C6
Manufacturer:
ALTERA
Quantity:
44
Part Number:
EP1S40F1508C6
Manufacturer:
ALTERA
Quantity:
453
Part Number:
EP1S40F1508C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S40F1508C6
Manufacturer:
ALTERA
0
Part Number:
EP1S40F1508C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S40F1508C6ES
Manufacturer:
ALTERA
0
Part Number:
EP1S40F1508C6L
Manufacturer:
ALTERA
0
Part Number:
EP1S40F1508C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S40F1508C6N
Manufacturer:
ALTERA
Quantity:
80
TriMatrix Memory
Figure 2–27. Read/Write Clock Mode in Simple Dual-Port Mode
Notes to
(1)
(2)
2–50
Stratix Device Handbook, Volume 1
wraddress[ ]
address[ ]
byteena[ ]
outclken
wrclock
rdclock
inclken
All registers shown except the rden register have asynchronous clear ports.
Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both
read and write operations.
data[ ]
wren
rden
Figure
8 LAB Row
Clocks
8
2–27:
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
Q
Q
Q
Q
Q
Q
Generator
Pulse
Write
Data In
Read Address
Write Address
Byte Enable
Read Enable
Write Enable
Notes
Memory Block
(1),
1,024 × 4
2,048 × 2
4,096 × 1
Data Out
256 × 16
512 × 8
(2)
D
ENA
Q
Altera Corporation
To MultiTrack
Interconnect
July 2005

Related parts for EP1S40F1508C6