EP1S60F1508C7 Altera, EP1S60F1508C7 Datasheet - Page 89
EP1S60F1508C7
Manufacturer Part Number
EP1S60F1508C7
Description
IC STRATIX FPGA 60K LE 1508-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet
1.EP1S10F780C7.pdf
(276 pages)
Specifications of EP1S60F1508C7
Number Of Logic Elements/cells
57120
Number Of Labs/clbs
5712
Total Ram Bits
5215104
Number Of I /o
1022
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1508-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1436
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1S60F1508C7
Manufacturer:
NS
Quantity:
1 393
Part Number:
EP1S60F1508C7
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP1S60F1508C7N
Manufacturer:
ALTERA
Quantity:
5 510
Company:
Part Number:
EP1S60F1508C7N
Manufacturer:
ALTERA
Quantity:
5 510
Company:
Part Number:
EP1S60F1508C7N
Manufacturer:
ALTERA
Quantity:
100
Part Number:
EP1S60F1508C7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
July 2005
Figure 2–42. Global Clocking
Note to
(1)
Regional Clock Network
There are four regional clock networks within each quadrant of the Stratix
device that are driven by the same dedicated CLK[15..0] input pins or
from PLL outputs. From a top view of the silicon, RCLK[0..3] are in the
top left quadrant, RCLK[8..11] are in the top-right quadrant,
RCLK[4..7] are in the bottom-left quadrant, and RCLK[12..15] are in
the bottom-right quadrant. The regional clock networks only pertain to
the quadrant they drive into. The regional clock networks provide the
lowest clock delay and skew for logic contained within a single quadrant.
RCLK cannot be driven by internal logic. The CLK clock pins
symmetrically drive the RCLK networks within a particular quadrant, as
shown in
from PLLs and CLK pins.
CLK[3..0]
The corner fast PLLs can also be driven through the global or regional clock
networks. The global or regional clock input to the fast PLL can be driven by an
output from another PLL, a pin-driven global or regional clock, or internally-
generated global signals.
Figure
Figure
2–42:
Global Clock [15..0]
2–43. See
CLK[7..4]
Figures 2–50
Note (1)
CLK[15..12]
Stratix Device Handbook, Volume 1
Global Clock [15..0]
and
2–51
for RCLK connections
Stratix Architecture
CLK[11..8]
2–75