XC2VP40-7FGG676C Xilinx Inc, XC2VP40-7FGG676C Datasheet - Page 37
![IC FPGA VIRTEX-II PRO 676-FBGA](/photos/6/73/67300/b-676_sml.jpg)
XC2VP40-7FGG676C
Manufacturer Part Number
XC2VP40-7FGG676C
Description
IC FPGA VIRTEX-II PRO 676-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-II Pror
Datasheet
1.XC2VP20-5FGG676C.pdf
(430 pages)
Specifications of XC2VP40-7FGG676C
Number Of Logic Elements/cells
43632
Number Of Labs/clbs
4848
Total Ram Bits
3538944
Number Of I /o
416
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
676-BBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC2VP40-7FGG676C
Manufacturer:
XILINX
Quantity:
1 831
Company:
Part Number:
XC2VP40-7FGG676C
Manufacturer:
XILINX
Quantity:
173
- Current page: 37 of 430
- Download datasheet (4Mb)
This DDR mechanism can be used to mirror a copy of the
clock on the output. This is useful for propagating a clock
along the data that has an identical delay. It is also useful for
multiple clock generation, where there is a unique clock
driver for every clock load. Virtex-II Pro devices can pro-
duce many copies of a clock with very little skew.
Each group of two registers has a clock enable signal (ICE
for the input registers, OCE for the output registers, and
TCE for the 3-state registers). The clock enable signals are
active High by default. If left unconnected, the clock enable
for that storage element defaults to the active state.
Each IOB block has common synchronous or asynchronous
set and reset (SR and REV signals). Two neighboring IOBs
have a shared routing resource connecting the ICLK and
OTCLK pins on pairs of IOBs. If two adjacent IOBs using
DDR registers do not share the same clock signals on their
clock pins (ICLK1, ICLK2, OTCLK1, and OTCLK2), one of
the clock signals will be unroutable.
The IOB pairing is identical to the LVDS IOB pairs. Hence,
the package pin-out table can also be used for pin assign-
ment to avoid conflict.
SR forces the storage element into the state specified by the
SRHIGH or SRLOW attribute. SRHIGH forces a logic 1.
SRLOW forces a logic “0”. When SR is used, a second input
DS083 (v4.7) November 5, 2007
Product Specification
R
DCM
0°
D1
D2
CLK1
CLK2
Q1
Q2
Figure 20: Double Data Rate Registers
DDR MUX
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Functional Description
FDDR
www.xilinx.com
Q
(REV) forces the storage element into the opposite state. The
reset condition predominates over the set condition. The ini-
tial state after configuration or global initialization state is
defined by a separate INIT0 and INIT1 attribute. By default,
the SRLOW attribute forces INIT0, and the SRHIGH attribute
forces INIT1.
For each storage element, the SRHIGH, SRLOW, INIT0,
and INIT1 attributes are independent. Synchronous or
asynchronous set / reset is consistent in an IOB block.
All the control signals have independent polarity. Any
inverter placed on a control input is automatically absorbed.
Each register or latch, independent of all other registers or
latches, can be configured as follows:
•
•
•
•
•
•
•
The synchronous reset overrides a set, and an asynchro-
nous clear overrides a preset.
Refer to
180° 0°
DCM
No set or reset
Synchronous set
Synchronous reset
Synchronous set and reset
Asynchronous set (preset)
Asynchronous reset (clear)
Asynchronous set and reset (preset and clear)
Figure
21.
D1
D2
CLK1
CLK2
Q1
Q2
DDR MUX
FDDR
DS083-2_26_122001
Q
Module 2 of 4
26
Related parts for XC2VP40-7FGG676C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC2VP40-5FGG676C](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
IC VIRTEXIIPRO FPGA 40K 676BGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-5FFG1152C](/images/no-image3.png)
Part Number:
Description:
IC VIRTEXIIPRO FPGA 40K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-5FFG1148C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1148-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-5FGG676I](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-6FGG676C](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-5FFG1148I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1148-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-5FFG1152I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1152-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-6FFG1148C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1148-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-6FGG676I](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-6FFG1148I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1148-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-6FFG1152I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1152-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-7FFG1148C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-7FFG1152C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1152-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-5FG676I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 676FGBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP40-5FF1152I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1152FFBGA
Manufacturer:
Xilinx Inc
Datasheet: