XC4VFX60-11FFG672I Xilinx Inc, XC4VFX60-11FFG672I Datasheet - Page 384
![no-image](/images/no-image-200.jpg)
XC4VFX60-11FFG672I
Manufacturer Part Number
XC4VFX60-11FFG672I
Description
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r
Specifications of XC4VFX60-11FFG672I
Number Of Logic Elements/cells
56880
Number Of Labs/clbs
6320
Total Ram Bits
4276224
Number Of I /o
352
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
672-BBGA, FCBGA
For Use With
HW-V4-ML410-UNI-G - EVALUATION PLATFORM VIRTEX-4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
XILINX
Quantity:
1 238
Company:
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX60-11FFG672I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
- Current page: 384 of 406
- Download datasheet (6Mb)
Chapter 8: Advanced SelectIO Logic Resources
384
Bitslip Timing Model and Parameters
Guidelines for Using the Bitslip Submodule
Set the BITSLIP_ENABLE attribute to TRUE. When BITSLIP_ENABLE is set to FALSE, the
Bitslip pin has no effect. In a master-slave configuration, the BITSLIP_ENABLE attribute in
both modules must be set to TRUE.
To invoke a Bitslip operation, the Bitslip port must be asserted High for one CLKDIV cycle.
In SDR mode, Bitslip cannot be asserted for two consecutive CLKDIV cycles; Bitslip must
be deasserted for at least one CLKDIV cycle between two Bitslip assertions. In both SDR
and DDR mode, the total latency from when the ISERDES captures the asserted Bitslip
input to when the “bit-slipped” ISERDES outputs Q1–Q6 are sampled into the FPGA logic
by CLKDIV is two CLKDIV cycles.
This section discusses the timing models associated with the Bitslip controller in a 1:4 DDR
configuration. Data (D) is a repeating, 4-bit training pattern ABCD. ABCD could appear at
the parallel outputs Q1–Q4 of the ISERDES in four possible ways: ABCD, BCDA, CDAB,
and DABC. Only one of these four alignments of the parallel word makes sense to the
user's downstream logic that reads the data from the Q1–Q4 outputs of the ISERDES. In
this case, it is assumed that ABCD is the word alignment that makes sense. Asserting
Bitslip allows the user to see all possible configurations of ABCD and then choose the
expected alignment (ABCD).
the corresponding re-alignments of the ISERDES parallel outputs Q1–Q4.
1001 0011
(repeating
pattern)
Figure 8-11: Circuit Diagram for Bitslip Configuration in 1:8 SDR Mode
SERDES_MODE=MASTER
BITSLIP_ENABLE = TRUE
SHIFTOUT1 SHIFTOUT2
BITSLIP_ENABLE = TRUE
D
D
SERDES_MODE=SLAVE
SHIFTIN1 SHIFTIN2
ISERDES
ISERDES
(Master)
(Slave)
IOB
www.xilinx.com
BITSLIP
BITSLIP
(Q7)Q3
(Q8)Q4
Figure 8-12
Q1
Q2
Q3
Q4
Q5
Q6
Q1
Q2
Q5
Q6
Initial
1
0
0
1
0
0
1
1
shows the timing of two Bitslip operations and
Bitslip
1st
1
1
0
0
1
0
0
1
Bitslip
2nd
1
1
1
0
0
1
0
0
Bitslip
3th
0
1
1
1
0
0
1
0
Bitslip
4th
UG070 (v2.6) December 1, 2008
0
0
1
1
1
0
0
1
Bitslip
Virtex-4 FPGA User Guide
5th
1
0
0
1
1
1
0
0
Bitslip
Bitslip signal from system
6th
0
1
0
0
1
1
1
0
Bitslip
7th
0
0
1
0
0
1
1
1
UG070_8_17_031208
8th Bitslip
(Back to initial)
1
0
0
1
0
0
1
1
R
Related parts for XC4VFX60-11FFG672I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC4VFX60-10FF672C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer:
Xilinx Inc
![XC4VFX60-10FFG672C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC4VFX60-10FFG1152C](/photos/26/99/269962/1605842-40_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC4VFX60-10FFG672I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC4VFX60-10FFG1152I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC4VFX60-11FFG1152C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC4VFX60-10FF1152I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-4FX 1152FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC4VFX60-11FF1152I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-4FX 1152FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC4VFX60-10FF672I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-4 Family 56880 Cells 90nm (CMOS) Technology 1.2V 672-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC4VFX60-11FFG672C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC4VFX60-11FFG1152I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-4 FX 60K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC4VFX60-11FF672I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-4 Family 56880 Cells 90nm (CMOS) Technology 1.2V 672-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG44C](/photos/6/70/67078/xc9572xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet: