XC5VLX330-1FF1760I Xilinx Inc, XC5VLX330-1FF1760I Datasheet - Page 161

IC FPGA VIRTEX-5 330K 1760FBGA

XC5VLX330-1FF1760I

Manufacturer Part Number
XC5VLX330-1FF1760I
Description
IC FPGA VIRTEX-5 330K 1760FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr

Specifications of XC5VLX330-1FF1760I

Number Of Logic Elements/cells
331776
Number Of Labs/clbs
25920
Total Ram Bits
10616832
Number Of I /o
1200
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1760-BBGA, FCBGA
For Use With
HW-V5-ML525-UNI-G - EVAL PLATFORM ROCKET IO VIRTEX-5HW-AFX-FF1760-500-G - BOARD DEV VIRTEX 5 FF1760
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX330-1FF1760I
Manufacturer:
XILINX
Quantity:
182
Part Number:
XC5VLX330-1FF1760I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX330-1FF1760I
Manufacturer:
XILINX
0
Part Number:
XC5VLX330-1FF1760I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC5VLX330-1FF1760I4068
Manufacturer:
XILINX
0
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Block RAM and FIFO ECC Primitive
Figure 4-29
FIFO36_72 ECC primitive. The FIFO36_72 only supports standard mode.
X-Ref Target - Figure 4-29
X-Ref Target - Figure 4-30
shows the block RAM (RAMB36SDP) ECC primitive.
Figure 4-29: RAMB36SDP: Block RAM ECC Primitive
Figure 4-30: FIFO36_72: FIFO ECC Primitive
www.xilinx.com
DI[63:0]
DIP[7:0]
(Decode Only)
WRADDR[8:0]
RDADDR[8:0]
WREN
RDEN
SSR
WRCLK
RDCLK
DI[63:0]
DIP[7:0]
WREN
RDEN
RST
WRCLK
RDCLK
RAMB36SDP
FIFO36_72
ECCPARITY[7:0]
ECCPARITY[7:0]
ALMOSTEMPTY
WRCOUNT[8:0]
RDCOUNT[8:0]
ALMOSTFULL
Encode Only)
(Standard or
DBITERR
SBITERR
SBITERR
DBITERR
DOP[7:0]
DO[63:0]
DOP[7:0]
DO[63:0]
WRERR
RDERR
EMPTY
FULL
ug190_4_26_022207
ug190_4_34_022207
Built-in Error Correction
Figure 4-30
shows the
161

Related parts for XC5VLX330-1FF1760I