XC5VLX330-1FF1760I Xilinx Inc, XC5VLX330-1FF1760I Datasheet - Page 251

IC FPGA VIRTEX-5 330K 1760FBGA

XC5VLX330-1FF1760I

Manufacturer Part Number
XC5VLX330-1FF1760I
Description
IC FPGA VIRTEX-5 330K 1760FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr

Specifications of XC5VLX330-1FF1760I

Number Of Logic Elements/cells
331776
Number Of Labs/clbs
25920
Total Ram Bits
10616832
Number Of I /o
1200
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1760-BBGA, FCBGA
For Use With
HW-V5-ML525-UNI-G - EVAL PLATFORM ROCKET IO VIRTEX-5HW-AFX-FF1760-500-G - BOARD DEV VIRTEX 5 FF1760
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX330-1FF1760I
Manufacturer:
XILINX
Quantity:
182
Part Number:
XC5VLX330-1FF1760I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX330-1FF1760I
Manufacturer:
XILINX
0
Part Number:
XC5VLX330-1FF1760I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC5VLX330-1FF1760I4068
Manufacturer:
XILINX
0
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
HSTL_ II_DCI, HSTL_ IV_DCI, HSTL_ II_DCI_18, HSTL_ IV_DCI_18
HSTL_ II_T_DCI, HSTL_ II_T_DCI_18
DIFF_HSTL_ II, DIFF_HSTL_II_18
DIFF_HSTL_II_DCI, DIFF_HSTL_II_DCI_18
DIFF_HSTL_I, DIFF_HSTL_I_18
DIFF_HSTL_I_DCI, DIFF_HSTL_I_DCI_18
HSTL_II_DCI provides on-chip split thevenin termination powered from V
an equivalent termination voltage of V
to V
links.
HSTL_ II_T_DCI and HSTL_ II_T_DCI_18 provide on-chip split-thevenin termination
powered from V
standards are 3-stated. When not 3-stated, these two standards do not have termination.
Differential HSTL class II pairs complimentary single-ended HSTL_II type drivers with a
differential receiver. Differential HSTL class II is intended to be used in bidirectional links.
Differential HSTL can also be used for differential clock and DQS signals in memory
interface designs.
Differential HSTL class II pairs complimentary single-ended HSTL_II type drivers with a
differential receiver, including on-chip differential split-thevenin termination. Differential
HSTL class II is intended to be used in bidirectional links. Differential HSTL can also be
used for differential clock and DQS signals in memory interface designs.
Differential HSTL class I pairs complimentary single-ended HSTL_I type drivers with a
differential receiver. Differential HSTL class I is intended to be used in unidirectional links.
Differential HSTL class I pairs complimentary single-ended HSTL_I type drivers with a
differential receiver, including on-chip differential split-thevenin termination. Differential
HSTL class I is intended to be used in unidirectional links.
CCO
(V
TT
). HSTL_II_DCI and HSTL_IV_ DCI are intended to be used in bidirectional
CCO
that creates an equivalent termination voltage of V
www.xilinx.com
Specific Guidelines for I/O Supported Standards
CCO
/2. HSTL_IV_ DCI provides single termination
CCO
/2 when these
CCO
, creating
251

Related parts for XC5VLX330-1FF1760I