AN2131SC Cypress Semiconductor Corp, AN2131SC Datasheet - Page 101

no-image

AN2131SC

Manufacturer Part Number
AN2131SC
Description
IC MCU 8051 8K RAM 24MHZ 44QFP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-USB®r
Datasheet

Specifications of AN2131SC

Applications
USB Microcontroller
Core Processor
8051
Program Memory Type
ROMless
Controller Series
AN213x
Ram Size
8K x 8
Interface
I²C, USB
Number Of I /o
16
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
44-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1306
AN2131SC

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AN2131SC
Manufacturer:
CYPRESS
Quantity:
5 510
Part Number:
AN2131SC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
AN2131SC
Manufacturer:
CY
Quantity:
1 000
Part Number:
AN2131SC
Manufacturer:
PANASONIC
Quantity:
1 000
Part Number:
AN2131SC
Manufacturer:
CYPRESS
Quantity:
8 000
Part Number:
AN2131SC
Manufacturer:
CYPRSS
Quantity:
20 000
USB bulk IN data travels from device to host. The host requests an IN transfer by issuing
an IN token to the EZ-USB core, which responds with data when it is ready. The 8051
indicates ready by loading the endpoint’s byte count register. If the EZ-USB core receives
an IN token for an endpoint that is not ready, it responds to the IN token with a NAK hand-
shake.
In the bulk IN transfer illustrated in Figure 6-3, the 8051 has previously loaded an end-
point buffer with a data packet, and then loaded the endpoint’s byte count register with the
number of bytes in the packet to arm the next IN transfer. This sets the endpoint’s BUSY
Bit. The host issues an IN token (1), to which the USB core responds by transmitting the
data in the IN endpoint buffer (2). When the host issues an ACK (3), indicating that the
data has been received error-free, the USB core clears the endpoint’s BUSY Bit and sets
its interrupt request bit. This notifies the 8051 that the endpoint buffer is empty. If this is a
multi-packet transfer, the host then issues another IN token to get the next packet.
If the second IN token (4) arrives before the 8051 has had time to fill the endpoint buffer,
the EZ USB core issues a NAK handshake, indicating busy (5). The host continues to send
Page 6-4
6.2
...
Bulk IN Transfers
...
Token Packet
4
H
N
I
Token Packet
A
D
D
R
H
N
I
1
(INnBC loaded)
E
N
D
P
A
D
D
R
C
R
C
5
E
N
D
P
H/S Pkt
C
R
C
5
Load INnBC
D
N
A
K
5
D
Figure 6-3. Anatomy of a Bulk IN Transfer
D
A
T
A
1
2
...
Data Packet
6
Payload
Data
Chapter 6. EZ-USB CPU
Token Packet
7
H
N
I
A
D
D
R
C
R
C
1
6
E
N
D
P
H/S Pkt
C
R
C
5
H
EPnIN Interrupt, INnBSY=0
3
A
C
K
EPnIN Interrupt, INnBSY=0
D
8
D
A
T
A
0
H
Data Packet
Token Packet
4
N
I
Payload
A
D
D
R
Data
E
N
D
P
C
R
C
5
H/S Pkt
C
R
C
1
6
D
5
N
A
K
H/S Pkt
H
EZ-USB TRM v1.9
A
C
K
..
.

Related parts for AN2131SC