AN2136SC Cypress Semiconductor Corp, AN2136SC Datasheet - Page 318

no-image

AN2136SC

Manufacturer Part Number
AN2136SC
Description
IC MCU 8051 8K RAM 24MHZ 44QFP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-USB®r
Datasheet

Specifications of AN2136SC

Applications
USB Microcontroller
Core Processor
8051
Program Memory Type
ROMless
Controller Series
AN213x
Ram Size
8K x 8
Interface
I²C, USB
Number Of I /o
8
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
44-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1309

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AN2136SC
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
AN2136SC
Manufacturer:
CY
Quantity:
11
Part Number:
AN2136SC
Manufacturer:
cypress
Quantity:
1 580
Part Number:
AN2136SC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
AN2136SC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
C.3.3.2
Figure C-11. illustrates the mode 1 transmit timing. In mode 1, the UART begins transmitting
after the first roll over of the divide-by-16 counter after the software writes to the SBUF0 (or
SBUF1) register. The UART transmits data on the TXD0 (or TXD1) pin in the following
order: start bit, 8 data bits (LSB first), stop bit. The TI_0 (or TI_1) bit is set 2 CLK24 cycles
after the stop bit is transmitted.
C.3.3.3
Figure C-12. illustrates the mode 1 receive timing. Reception begins at the falling edge of a
start bit received on the RXD0 (or RXD1) pin, when enabled by the REN_0 (or REN_1) bit.
For this purpose, the RXD0 (or RXD1) pin is sampled 16 times per bit for any baud rate.
When a falling edge of a start bit is detected, the divide-by-16 counter used to generate the
receive clock is reset to align the counter roll over to the bit boundaries.
For noise rejection, the serial port establishes the content of each received bit by a majority
decision of 3 consecutive samples in the middle of each bit time. This is especially true for the
start bit. If the falling edge on the RXD0 (or RXD1) pin is not verified by a majority decision
of 3 consecutive samples (low), then the serial port stops reception and waits for another
falling edge on the RXD0 (or RXD1) pin.
At the middle of the stop bit time, the serial port checks for the following conditions:
If the above conditions are met, the serial port then writes the received byte to the SBUF0 (or
SBUF1) register, loads the stop bit into RB8_0 (or RB8_1), and sets the RI_0 (or RI_1) bit. If
the above conditions are not met, the received data is lost, the SBUF register and RB8 bit are
not loaded, and the RI bit is not set.
After the middle of the stop bit time, the serial port waits for another high-to-low transition on
the (RXD0 or RXD1) pin.
Mode 1 operation is identical to that of the standard 8051 when Timers 1 and 2 use CLK24/12
(the default).
C - 22
RI_0 (or RI_1) = 0, and
If SM2_0 (or SM2_1) = 1, the state of the stop bit is 1.
(If SM2_0 (or SM2_1) = 0, the state of the stop bit doesn’t matter.)
Mode 1 Transmit
Mode 1 Receive
Appendix C: 8051 Hardware Description
EZ-USB TRM v1.9

Related parts for AN2136SC