PIC10F200-I/P Microchip Technology, PIC10F200-I/P Datasheet - Page 32
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC10F200-I/P
Manufacturer Part Number
PIC10F200-I/P
Description
IC PIC MCU FLASH 256X12 8DIP
Manufacturer
Microchip Technology
Series
PIC® 10Fr
Datasheets
1.PIC10F200T-IOT.pdf
(96 pages)
2.PIC10F200T-IOT.pdf
(6 pages)
3.PIC10F200T-IOT.pdf
(18 pages)
4.PIC10F202-EP.pdf
(88 pages)
Specifications of PIC10F200-I/P
Program Memory Type
FLASH
Program Memory Size
384B (256 x 12)
Package / Case
8-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Peripherals
POR, WDT
Number Of I /o
3
Ram Size
16 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC10F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
16 B
Interface Type
USB
Maximum Clock Frequency
4 MHz
Number Of Programmable I/os
4
Number Of Timers
1
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC162059 - HEADER INTRFC MPLAB ICD2 8/14PINAC164037 - MODULE SKT 6L PROMATE II SOT23
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC10F200-I/P
Manufacturer:
MICROCHIP
Quantity:
1 200
Part Number:
PIC10F200-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC10F200/202/204/206
FIGURE 6-3:
TABLE 6-1:
6.1
When an external clock input is used for Timer0, it must
meet certain requirements. The external clock require-
ment is due to internal phase clock (T
tion. Also, there is a delay in the actual incrementing of
Timer0 after synchronization.
DS41239A-page 30
01h
N/A
N/A
Legend: Shaded cells not used by Timer0. — = unimplemented, x = unknown, u = unchanged.
Note 1:
Address
PC
(Program
Counter)
Instruction
Fetch
Timer0
Instruction
Executed
Using Timer0 with an External
Clock (PIC10F200/202)
The TRIS of the T0CKI pin is overridden when T0CS = 1.
TMR0
OPTION
TRISGPIO
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
T0
PC – 1
Name
REGISTERS ASSOCIATED WITH TIMER0
(1)
TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2
MOVWF TMR0 MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W
Timer0 – 8-bit Real-Time Clock/Counter
T0 + 1
GPWU
PC
Bit 7
—
OSC
GPPU
Bit 6
Write TMR0
executed
—
) synchroniza-
PC + 1
T0CS
Bit 5
—
Preliminary
Read TMR0
reads NT0
PC + 2
T0SE
Bit 4
—
I/O Control Register
Bit 3
PSA
6.1.1
When no prescaler is used, the external clock input is
the same as the prescaler output. The synchronization
of T0CKI with the internal phase clocks is accom-
plished by sampling the prescaler output on the Q2 and
Q4 cycles of the internal phase clocks (Figure 6-4).
Therefore, it is necessary for T0CKI to be high for at
least 2 T
for at least 2 T
Refer to the electrical specification of the desired
device.
When a prescaler is used, the external clock input is
divided by the asynchronous ripple counter-type
prescaler, so that the prescaler output is symmetrical.
For the external clock to meet the sampling require-
ment, the ripple counter must be taken into account.
Therefore, it is necessary for T0CKI to have a period of
at least 4 T
by the prescaler value. The only requirement on T0CKI
high and low time is that they do not violate the
minimum pulse width requirement of Tt0H. Refer to
parameters 40, 41 and 42 in the electrical specification
of the desired device.
Read TMR0
reads NT0
NT0
PC + 3
Bit 2
PS2
OSC
OSC
EXTERNAL CLOCK
SYNCHRONIZATION
(and a small RC delay of 2 Tt0H) and low
Bit 1
Read TMR0
reads NT0
PS1
OSC
(and a small RC delay of 4 Tt0H) divided
PC + 4
(and a small RC delay of 2 Tt0H).
Bit 0
PS0
2004 Microchip Technology Inc.
Read TMR0
reads NT0 + 1
xxxx xxxx
---- 1111
1111 1111
Power-On
PC + 5
Value on
Reset
Read TMR0
reads NT0 + 2
NT0 + 1
uuuu uuuu
1111 1111
---- 1111
PC + 6
All Other
Value on
Resets