MPC8245LVV350D Freescale Semiconductor, MPC8245LVV350D Datasheet - Page 16
![IC MPU 32BIT 350MHZ PPC 352-TBGA](/photos/6/76/67692/mfg_mpc8245_series_sml.jpg)
MPC8245LVV350D
Manufacturer Part Number
MPC8245LVV350D
Description
IC MPU 32BIT 350MHZ PPC 352-TBGA
Manufacturer
Freescale Semiconductor
Series
PowerPCr
Datasheet
1.MPC8245LZU266D.pdf
(68 pages)
Specifications of MPC8245LVV350D
Processor Type
MPC82xx PowerQUICC II 32-bit
Speed
350MHz
Voltage
2V
Mounting Type
Surface Mount
Package / Case
352-TBGA
Processor Series
MPC8xxx
Core
603e
Maximum Clock Frequency
350 MHz
Operating Supply Voltage
2 V, 2.1 V, 3.3 V
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Core Size
32 Bit
Program Memory Size
32KB
Cpu Speed
350MHz
Digital Ic Case Style
BGA
No. Of Pins
352
Supply Voltage Range
1.9V To 2.2V
Operating Temperature Range
0°C To +105°C
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8245LVV350D
Manufacturer:
MOTOROLA
Quantity:
885
Company:
Part Number:
MPC8245LVV350D
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8245LVV350D
Manufacturer:
FREESCALE
Quantity:
20 000
Electrical and Thermal Characteristics
Register settings that define each DLL mode are shown in
The DLL_MAX_DELAY bit can lengthen the amount of time through the delay line by increasing the
time between each of the 128 tap points in the delay line. Although this increased time makes it easier to
guarantee that the reference clock is within the DLL lock range, there may be slightly more jitter in the
output clock of the DLL; that is, the phase comparator shifts the clock between adjacent tap points. Refer
to the Freescale application note AN2164, MPC8245/MPC8241 Memory Clock Design Guidelines:
Part 1, for details on DLL modes and memory design.
The value of the current tap point after the DLL locks can be determined by reading bits 6–0
(DLL_TAP_COUNT) of the DLL tap count register (DTCR, located at offset 0xE3). These bits store the
value (binary 0 through 127) of the current tap point and can indicate whether the DLL advances or
decrements as it maintains the DLL lock. Therefore, for evaluation purposes, DTCR can be read for all
DLL modes that support the T
SDRAM_SYNC_IN. The DLL mode with the smallest tap point value in the DTCR should be used
because the bigger the tap point value, the more jitter that can be expected for clock signals. Note that
keeping a DLL mode that is locked below tap point decimal 12 is not recommended.
16
Normal tap delay,
No DLL extend
Normal tap delay,
DLL extend
Max tap delay,
No DLL extend
Max tap delay,
DLL extend
DLL Mode
MPC8245 Integrated Processor Hardware Specifications, Rev. 10
loop
value used for the trace length of SDRAM_SYNC_OUT to
Table 9. DLL Mode Definition
Bit 2 of Configuration
Register at 0x76
0
0
1
1
Table
9.
Bit 7 of Configuration
Register at 0x72
0
1
0
1
Freescale Semiconductor