MPC8270CZUQLDA Freescale Semiconductor, MPC8270CZUQLDA Datasheet - Page 21
![IC MPU POWERQUICC II 480-TBGA](/photos/6/76/67697/mfg_mpc8270_series_sml.jpg)
MPC8270CZUQLDA
Manufacturer Part Number
MPC8270CZUQLDA
Description
IC MPU POWERQUICC II 480-TBGA
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8270VRMIBA.pdf
(80 pages)
Specifications of MPC8270CZUQLDA
Processor Type
MPC82xx PowerQUICC II 32-bit
Speed
333MHz
Voltage
1.5V
Mounting Type
Surface Mount
Package / Case
480-TBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8270CZUQLDA
Manufacturer:
FREESCAL
Quantity:
200
Company:
Part Number:
MPC8270CZUQLDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Figure 10
Figure 11
Freescale Semiconductor
DATA bus, ECC, and PARITY mode
DATA bus, ECC, and PARITY mode
shows signal behavior in MEMC mode.
shows signal behavior for all parity modes (including ECC, RMW parity, and standard parity).
Generally, all MPC8280 bus and system output signals are driven from the rising
edge of the input clock (CLKin). Memory controller signals, however, trigger on
four points within a CLKin cycle. Each cycle is divided by four internal ticks: T1,
T2, T3, and T4. T1 always occurs at the rising edge, and T3 at the falling edge, of
CLKin. However, the spacing of T2 and T4 depends on the PLL clock ratio
selected, as shown in
Memory controller signals
DP mode output signal
DP mode input signal
DP mode input signal
Pipeline mode—
Pipeline mode—
MPC8280 PowerQUICC™ II Family Hardware Specifications, Rev. 1.8
input signals
input signals
CLKin
V_CLK
CLKin
Table
Figure 11. MEMC Mode Diagram
Figure 10. Parity Mode Diagram
13.
sp33b
NOTE
sp14a
sp13a
sp34/sp30
sp14
sp13
sp10
sp10
sp10
sp10
AC Electrical Characteristics
sp30
21