MC8640DTVU1067NE Freescale Semiconductor, MC8640DTVU1067NE Datasheet - Page 55
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MC8640DTVU1067NE
Manufacturer Part Number
MC8640DTVU1067NE
Description
IC MPU DUAL CORE E600 1023FCCBGA
Manufacturer
Freescale Semiconductor
Datasheet
1.MC8640HX1067NE.pdf
(130 pages)
Specifications of MC8640DTVU1067NE
Processor Type
MPC86xx PowerPC 32-Bit
Speed
1.067GHz
Voltage
0.95V
Mounting Type
Surface Mount
Package / Case
1023-FCCBGA
Family Name
MC8xxx
Device Core
PowerQUICC
Device Core Size
32b
Frequency (max)
1.067GHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
0.95/1.05V
Operating Supply Voltage (max)
1/1.1V
Operating Supply Voltage (min)
0.9/1V
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Package Type
CBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC8640DTVU1067NE
Manufacturer:
FREESCALE
Quantity:
1 450
Company:
Part Number:
MC8640DTVU1067NE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
At recommended operating conditions with OV
12.2
Table 46
Freescale Semiconductor
Input current each I/O pin (input voltage is between
0.1 × OV
Capacitance for each I/O pin
Notes:
1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. Refer to the MPC8641 Integrated Host Processor Reference Manual for information on the digital filter used.
3. I/O pins will obstruct the SDA and SCL lines if OV
All values refer to V
SCL clock frequency
Low period of the SCL clock
High period of the SCL clock
Setup time for a repeated START condition
Hold time (repeated) START condition (after this period, the first
clock pulse is generated)
Data setup time
Data input hold time:
Rise time of both SDA and SCL signals
Fall time of both SDA and SCL signals
Data output delay time
Set-up time for STOP condition
Bus free time between a STOP and START condition
Noise margin at the LOW level for each connected device (including
hysteresis)
DD
provides the AC timing parameters for the I
I
and 0.9 × OV
2
C AC Electrical Specifications
IH
MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 3
(min) and V
Parameter
DD
(max)
Parameter
IL
Table 45. I
(max) levels (see
Table 46. I
DD
CBUS compatible masters
2
of 3.3 V ± 5%.
C DC Electrical Characteristics (continued)
Table
2
I
DD
C AC Electrical Specifications
2
45).
C bus devices
is switched off.
Symbol
2
C interfaces.
C
I
I
I
Symbol
t
t
t
t
I2SVKH
I2DVKH
t
I2SXKL
t
t
t
I2PVKH
t
I2OVKL
I2KHDX
I2DXKL
t
I2CH
I2CL
t
V
I2CF
f
I2CR
I2C
NL
4
4
4
4
4
Min
–10
1
—
20 + 0.1 C
20 + 0.1 C
0.1 × OV
Min
100
1.3
0.6
0.6
0.6
0.6
1.3
0
—
—
0
2
DD
b
Max
B
10
10
5
5
0.9
Max
400
300
300
—
—
—
—
—
—
—
—
—
—
Unit
3
μA
pF
Notes
Unit
kHz
μs
μs
μs
μs
μs
μs
μs
μs
ns
ns
ns
V
—
3
I
55
2
C