XPC850DEZT50BT Freescale Semiconductor, XPC850DEZT50BT Datasheet - Page 56

no-image

XPC850DEZT50BT

Manufacturer Part Number
XPC850DEZT50BT
Description
IC POWER PC MPU 80MHZ 256-PBGA
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of XPC850DEZT50BT

Processor Type
MPC8xx PowerQUICC 32-Bit
Speed
50MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
256-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
Q1146100
XPC8500DEZT50BT
XPC8500DEZT50BT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XPC850DEZT50BT
Manufacturer:
ON
Quantity:
3 000
Part Number:
XPC850DEZT50BT
Manufacturer:
MOTOLOLA
Quantity:
465
Part Number:
XPC850DEZT50BT
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
XPC850DEZT50BT
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
CPM Electrical Characteristics
8.8
Figure 21
56
TENA(RTSx)
RENA(CDx)
SMC Transparent AC Electrical Specifications
MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2
provides the SMC transparent timings as shown in
(NOTE 2)
(Output)
TCLKx
(Input)
(Input)
TxDx
1
Num
151a
150
151
152
153
154
155
The ratio SyncCLK/SMCLKx must be greater or equal to 2/1.
NOTES:
1.
2.
128
SMCLKx clock period
SMCLKx width low
SMCLKx width high
SMCLKx rise/fall time
SMTXDx active delay (from SMCLKx falling edge)
SMRXDx/SMSYNx setup time
SMRXDx/SMSYNx hold time
Transmit clock invert (TCI) bit in GSMR is set.
If RENA is deasserted before TENA, or RENA is not asserted at all during transmit, then the
CSL bit is set in the buffer descriptor at the end of the frame transmission.
133
131
Table 21. Serial Management Controller Timing
Figure 55. Ethernet Transmit Timing Diagram
Characteristic
1
128
130
Figure
132
All Frequencies
129
56.
100.00
50.00
50.00
10.00
20.00
5.00
Min
15.00
50.00
Max
Freescale Semiconductor
Unit
134
ns
ns
ns
ns
ns
ns
ns

Related parts for XPC850DEZT50BT