MC68MH360EM25L Freescale Semiconductor, MC68MH360EM25L Datasheet - Page 732
MC68MH360EM25L
Manufacturer Part Number
MC68MH360EM25L
Description
IC MPU QUICC ETHER 25MHZ 240FQFP
Manufacturer
Freescale Semiconductor
Specifications of MC68MH360EM25L
Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
240-FQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68MH360EM25L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 732 of 962
- Download datasheet (5Mb)
Applications
The memory controller status register (MSTAT) is used for reporting parity errors and does
not require initialization.
The eight base registers (BRs), one for each memory bank, should be configured as follows:
The eight option registers (ORs), one for each memory bank, should be configured as fol-
lows:
9.1.3.3 USING THE QUICC IN 16-BIT DATA BUS MODE. For systems that do not require
a full 32-bit data bus capability, the QUICC offers a 16-bit data bus mode. A system with 16-
bit data bus mode is almost the same as the system shown in this section. Only a few
changes are required.
9-12
NCS should normally be cleared.
DWQ depends on timing. It must be set if page mode is used for the DRAMs.
DW40 is not used and should be cleared.
AMUX should be set.
The BA31–BA11 bits may be set as desired. Different memory arrays should not overlap.
For simplicity, FC3–FC0 can be cleared.
TRLXQ should normally be cleared for memory interfaces.
BACK40 is not used and should be cleared.
CSNT40 is not used and should be cleared.
CSNTQ should normally be cleared.
PAREN should be set for memory banks that use parity.
WP should be set for EPROM, burst EPROM, and flash EPROM; otherwise, it should be
cleared.
V should be set if the memory bank is used.
The TCYC bits should be set to determine the number of wait states required.
The AM27–AM11 bits should be programmed to determine the block size of the chip se-
lect or RASx line. This should be the total number of bytes in each memory array.
FCM3–FCM0 may be set to all zeros to allow the chip select or RASx line to assert on all
function codes except CPU space (interrupt acknowledge). It is advisable to program
FCM3–FCM0 to zeros, at least during the initial stages of debugging.
BCYC1–BCYC0 are not used and should be cleared.
PGME may be set as desired to enable page mode if this is a DRAM bank.
SPS1–SPS0 should be set to 10 for the byte-wide memory banks, such as EPROM, and
cleared for the 32-bit-wide memory banks.
DSSEL should be set only if this is a DRAM bank.
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com
MOTOROLA
Related parts for MC68MH360EM25L
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: