FWIXP420BB Intel, FWIXP420BB Datasheet - Page 107

no-image

FWIXP420BB

Manufacturer Part Number
FWIXP420BB
Description
IC NETWRK PROCESSR 266MHZ 492BGA
Manufacturer
Intel
Datasheets

Specifications of FWIXP420BB

Processor Type
Network
Features
XScale Core
Speed
266MHz
Voltage
1.3V
Mounting Type
Surface Mount
Package / Case
492-BGA
Core Operating Frequency
266MHz
Package Type
BGA
Pin Count
492
Mounting
Surface Mount
Operating Temperature (max)
70C
Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
852278

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FWIXP420BB
Manufacturer:
MICRON
Quantity:
2 198
Part Number:
FWIXP420BB
Manufacturer:
Intel
Quantity:
10 000
Part Number:
FWIXP420BB
Manufacturer:
INTEL
Quantity:
20 000
Company:
Part Number:
FWIXP420BB
Quantity:
280
Company:
Part Number:
FWIXP420BB
Quantity:
280
Intel
Figure 33.
Table 59.
August 2006
Document Number: 252479-006US
®
IXP42X product line and IXC1100 control plane processors
Motorola* Simplex
Write Mode
EX_CLK
EX_CS_N[0]
EX_ADDR[23:0]
EX_ALE
EX_IOWAIT_N
EX_RD_N
(exp_mot_rnw)
EX_WR_N
(exp_mot_ds_n)
EX_DATA[15:0]
Motorola* Simplex Write Mode
Motorola* Simplex Mode Values (Sheet 1 of 2)
Notes:
1.
2.
3.
4.
5.
6.
7.
8.
9.
T
T
dholdafterds
Symbol
T
dval2valds
T
ad2valcs
dspulse
EX_ALE is not valid in simplex mode of operation.
Setting the address phase parameter (T1) will adjust the duration that the address appears to the
external device.
Setting the data setup phase parameter (T2) will adjust the duration that the data appears prior to a
data strobe (read or write) to an external device.
Setting the data strobe phase parameter (T3) will adjust the duration that the data strobe appears
(read or write) to an external device. Data will be available during this time as well.
Setting the data hold strobe phase parameter (T4) will adjust the duration that the chip selects,
address, and data (during a write) will be held.
Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on
the expansion interface.
One cycle is the period of the Expansion Bus clock.
Clock to output delay for all signals will be a maximum of 15 ns for devices requiring operation in
synchronous mode.
Timing tests were performed with a 70-pF capacitor to ground.
Valid address to valid chip select
Write data valid prior to EXP_MOT_DS_N falling edge
Pulse width of the EXP_MOT_DS_N
Valid data after the rising edge of EXP_MOT_DS_N
Intel
1-4 Cycles
®
IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor
T
T1
ad2valcs
1-4 Cycles
Parameter
T
T2
dval2valds
Valid Address
1-16 Cycles
Valid Data
T3
T
dspulse
1-4 Cycles
T
dhold2afterds
T4
1-16 Cycles
Min.
1
1
1
1
T
T5
recov
Max.
16
4
4
4
B3754-001
Cycles
Cycles
Cycles
Cycles
Units
Datasheet
1, 2,
3,
4,
5,
Notes
7
7
7
107
7

Related parts for FWIXP420BB