MC68HC000EI10 Freescale Semiconductor, MC68HC000EI10 Datasheet - Page 73

IC MPU 16BIT 10MHZ 68-PLCC

MC68HC000EI10

Manufacturer Part Number
MC68HC000EI10
Description
IC MPU 16BIT 10MHZ 68-PLCC
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68HC000EI10

Processor Type
M680x0 32-Bit
Speed
10MHz
Voltage
3.3V, 5V
Mounting Type
Surface Mount
Package / Case
68-PLCC
Family Name
M68000
Device Core
ColdFire
Device Core Size
16/32Bit
Frequency (max)
10MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
68
Package Type
PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC000EI10
Manufacturer:
MURATA
Quantity:
1 200
Part Number:
MC68HC000EI10
Manufacturer:
FREESCALE
Quantity:
3 280
Part Number:
MC68HC000EI10
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC000EI10R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC000EI10R2
Manufacturer:
FREESCALE
Quantity:
12 388
The processor terminates the bus cycle, then puts the address and data lines in the high-
impedance state. The processor remains in this state until HALT is negated. Then the
processor retries the preceding cycle using the same function codes, address, and data
(for a write operation). BERR should be negated at least one clock cycle before HALT is
negated.
5.4.3 Halt Operation (
HALT performs a halt/run/single-step operation similar to the halt operation of an
MC68000. When HALT is asserted by an external device, the processor halts and remains
halted as long as the signal remains asserted, as shown in Figure 5-29.
MOTOROLA
FC2–FC0
D0–D15
DTACK
A23–A1
BERR
HALT
UDS
R/W
CLK
LDS
AS
To guarantee that the entire read-modify-write cycle runs
correctly and that the write portion of the operation is
performed without negating the address strobe, the processor
does not retry a read-modify-write cycle. When a bus error
occurs during a read-modify-write operation, a bus error
operation is performed whether or not HALT is asserted.
S0
Figure 5-28. Delayed Retry Bus Cycle Timing Diagram
M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL
S2
Freescale Semiconductor, Inc.
READ
S4
For More Information On This Product,
HALT)
S6
Go to: www.freescale.com
NOTE
HALT
S0
S2
RETRY
S4
S6
5- 27

Related parts for MC68HC000EI10