CS42448-DQZ Cirrus Logic Inc, CS42448-DQZ Datasheet - Page 50

IC CODEC 108DB 192KHZ 64LQFP

CS42448-DQZ

Manufacturer Part Number
CS42448-DQZ
Description
IC CODEC 108DB 192KHZ 64LQFP
Manufacturer
Cirrus Logic Inc
Type
Audio Codecr
Datasheet

Specifications of CS42448-DQZ

Package / Case
64-LQFP
Data Interface
Serial
Resolution (bits)
24 b
Number Of Adcs / Dacs
6 / 8
Sigma Delta
Yes
Dynamic Range, Adcs / Dacs (db) Typ
105 / 108 (Differential), 102 / 105 (Single-Ended)
Voltage - Supply, Analog
3.14 V ~ 5.25 V
Voltage - Supply, Digital
3.14 V ~ 5.25 V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Number Of Adc Inputs
10
Number Of Dac Outputs
8
Conversion Rate
192 KSPs
Interface Type
Serial (I2C, SPI)
Resolution
24 bit
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Number Of Channels
6 ADC, 8 DAC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1151 - BOARD EVAL FOR CS42448 CODEC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
598-1615

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS42448-DQZ
Manufacturer:
CIRRUS
Quantity:
160
Part Number:
CS42448-DQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS42448-DQZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS42448-DQZR
Manufacturer:
CIRRUS
Quantity:
32 000
Part Number:
CS42448-DQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
50
6.10
6.10.1 Invert Signal Polarity (INV_AOUTX)
6.11
6.11.1 AINX Volume Control (AINX_VOL[7:0])
6.12
6.12.1 Invert Signal Polarity (INV_AINX)
INV_AOUT8
AINx_VOL7
Reserved
7
7
7
DAC Channel Invert (Address 10h)
AINX Volume Control (Address 11h-16h)
ADC Channel Invert (Address 17h)
Default = 0
0 - Disabled
1 - Enabled
Function:
When enabled, these bits will invert the signal polarity of their respective channels.
Default = 00h
Function:
The level of AIN1 - AIN6 can be adjusted in 0.5 dB increments as dictated by the ADC Soft and Zero Cross
bits (ADC_SZC[1:0]) from +24 to -64 dB. Levels are decoded in two’s complement, as shown in
Default = 0
0 - Disabled
1 - Enabled
Function:
When enabled, these bits will invert the signal polarity of their respective channels.
INV_AOUT7
AINx_VOL6
Reserved
6
6
6
INV_AOUT6
AINx_VOL5
INV_AIN6
5
5
5
Table 15. Example AIN Volume Settings
Binary Code
0000 0000
1000 0000
0011 0000
0111 1111
1111 1110
1111 1111
···
···
···
INV_AOUT5
AINx_VOL4
INV_AIN5
4
4
4
INV_AOUT4
AINx_VOL3
INV_AIN4
Volume Setting
3
3
3
-0.5 dB
+24 dB
+24 dB
-64 dB
-1 dB
0 dB
···
···
···
INV_AOUT3
AINx_VOL2
INV_AIN3
2
2
2
INV_AOUT2
AINx_VOL1
INV_AIN2
1
1
1
CS42448
INV_AOUT1
AINx_VOL0
INV_AIN1
Table
DS648F3
0
0
0
15.

Related parts for CS42448-DQZ