CP2201-GM Silicon Laboratories Inc, CP2201-GM Datasheet - Page 10
![IC ETH CTRLR SNGL-CHIP 28QFN](/photos/6/81/68173/cp2201-gm_sml.jpg)
CP2201-GM
Manufacturer Part Number
CP2201-GM
Description
IC ETH CTRLR SNGL-CHIP 28QFN
Manufacturer
Silicon Laboratories Inc
Specifications of CP2201-GM
Package / Case
48-TQFP, 48-VQFP
Controller Type
Ethernet Controller, MAC/10Base-T
Interface
Parallel/Serial
Voltage - Supply
3.1 V ~ 3.6 V
Current - Supply
75mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Ethernet Connection Type
1000BASE-T or 100BASE-T or 10BASE-T
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Standard Supported
IEEE 802.3
Data Rate
10 Mbps or 100 Mbps or 1000 Mbps
Maximum Operating Temperature
+ 85 C
No. Of Ports
1
Ethernet Type
IEEE 802.3
Interface Type
Parallel
Supply Current
60mA
Supply Voltage Range
3.1V To 3.6V
Operating Temperature Range
-40°C To +85°C
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
336-1326 - KIT REF DESIGN PWR OVER ETHERNET336-1316 - KIT EVAL FOR CP2201 ETH CTRLR
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1313
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CP2201-GM
Manufacturer:
SiliconL
Quantity:
48
Part Number:
CP2201-GMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
CP2200/1
5. Pinout and Package Definitions
10
*Note: Pins can be left unconnected when not used.
MOTEN
MUXEN
DGND1
DGND2
XTAL1
XTAL2
AGND
Name
V
V
LINK
RST
ACT
RX+
RX–
AV+
TX+
TX–
INT
LA
DD1
DD2
48-pin
Pin Numbers
45*
13
14
30
31
15
46
10
43
44
42
—
3*
2*
5
4
9
7
6
28-pin
27*
19
20
10
28
26
25
—
—
1*
—
3
2
8
9
6
7
5
4
Power In 3.1–3.6 V Analog Power Supply Voltage Input.
Power In 3.1–3.6 V Digital Power Supply Voltage Input.
Power In 3.1–3.6 V Digital Power Supply Voltage Input.
D Out
D Out
D Out
D Out
A Out
A Out
A Out
Type
D I/O
D In
D In
A In
A In
A In
Table 4. CP2200/1 Pin Definitions
Analog Ground
Digital Ground
Digital Ground
Device Reset. Open-drain output of internal POR and V
An external source can initiate a system reset by driving this pin low
for at least 15 µs.
Link LED. Push-pull output driven high when valid 10BASE-T link
pulses are detected (Link Good) and driven low when valid
10BASE-T link pulses are not detected (Link Fail).
Activity LED. Push-pull output driven high for 50 ms when any
packet is transmitted or received and driven low all other times.
Link or Activity LED. Push-pull output driven high when valid link
pulses are detected (Link Good) and driven low otherwise (Link
Fail). The output is toggled for each packet transmitted or received,
then returns to its original state after 50 ms.
Crystal Input. This pin is the return for the external oscillator driver.
This pin can be overdriven by an external CMOS clock.
Crystal Output. This pin is the excitation driver for a quartz crystal.
10BASE-T Transmit, Differential Output (Positive).
10BASE-T Transmit, Differential Output (Negative).
10BASE-T Receive, Differential Input (Positive).
10BASE-T Receive, Differential Input (Negative).
Motorola Bus Format Enable. This pin should be tied directly to V
for Motorola bus format or directly to GND for Intel bus format.
Multiplexed Bus Enable. This pin should be tied directly to V
multiplexed bus mode or directly to GND for non-multiplexed bus
mode.
Interrupt Service Request. This pin provides notification to the host.
Rev. 1.0
Description
DD
monitor.
DD
for
DD