SI3452A-B01-IM Silicon Laboratories Inc, SI3452A-B01-IM Datasheet
SI3452A-B01-IM
Specifications of SI3452A-B01-IM
Available stocks
Related parts for SI3452A-B01-IM
SI3452A-B01-IM Summary of contents
Page 1
IGH OLTAGE Features Each Si3452/3 high-voltage port controller supports four PSE power interfaces Programmable current limits for PoE (15.4 W), PoE+ (30 W), and proprietary systems ( ...
Page 2
Si3452/3 Description When connected directly to the host system or configured in Auto mode, each Si3452/3 high-voltage port controller provides all of the critical circuitry and sophisticated power measurement functionality for the high-voltage interfaces of four complete PSE ports. The ...
Page 3
T C ABLE O F ONTENTS Section 1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Si3452/3 1. Electrical Specifications Unless noted otherwise, specifications apply over the operating temperature range with VDD = +3.3 V and VEE = –48 V relative to GND. VDD pins should be electrically shorted. AGND pins, DGND, GND12, and GND34 should ...
Page 5
Table 2. Recommended Operating Conditions Symbol Description Ambient operating tem- T perature A Thermal impedance* θ JA Power Supply Voltages V supply voltage supply voltage Power Supply Currents V supply current EE I ...
Page 6
Si3452/3 Table 4. Detection Specifications Description Detection current limit Detection voltage, when kΩ DET Detection slew rate Detection probe duration Detection probe cycle time Minimum valid signature resistance Maximum valid signature resistance Resistance at which open circuit ...
Page 7
Table 6. VOUT Drive and Power-on Specifications Symbol Description Max output resistance R ON (port on) Current limit I LIM I Change in current limit LIM Current limit I LIM I Change in current limit LIM Current limit I LIM ...
Page 8
Si3452/3 Table 8. Port Measurement and Monitoring Specifications Description Symbol Port current measurement I OFFSET offset Port current measurement % tolerance 2 Table 9. SMBus (I C) Electrical Specifications VDD = 3.0 to 3.6 V Description Symbol V Input low ...
Page 9
Table 11. SMBus (I C) Timing Specifications (see Figure 1) VDD = 3.0 to 3.6 V Description Symbol Serial bus clock frequency f SCL SCL high time t SKH SCL low time t SKL SCL, SDA rise time t ...
Page 10
Si3452/3 Table 12. Interrupt (INT) Specifications Description Symbol Output low voltage V OL Table 13. Input Voltage Reference Specifications Description Symbol Nominal VREF input Reference tolerance VREF loading 10 2 Figure Timing Diagram Test Conditions INT pin ...
Page 11
PSE System-Level Diagrams Host I2C Controller Figure 2. 4-Port System with Direct Host Connection 3. PSE Application Diagrams Host / Switch Si8405 Bidirectional Isolator AD0 AD1 AD2 AD3 1.1 V (e.g. TLV431) 44 Figure 3. 4-Port Application ...
Page 12
Si3452/3 4. Functional Description Integrating four independent, high-voltage PSE port interfaces, the Si3452/3 high-voltage port controller enables an extremely flexible solution for virtually any PoE or PoE+ PSE application. The Si3452/3 provides all of the high- voltage Power over Ethernet ...
Page 13
Classification Following a successful PD detection, the classification phase will be automatically initiated in all operational modes. During this phase, a single measurement will be made determine how much power the PD device will draw ...
Page 14
Si3452/3 4.4. Disconnect Detection 4.4.1. dV/dt Disconnect (Si3452) The dV/dt disconnect function can be used to detect a disconnected device without using dc disconnect or ac disconnect. In dV/dt disconnect mode, the FET current limit is switched to 7.5 mA. ...
Page 15
SMBus/I C Interface Description 2 The I C interface is a two-wire, bidirectional serial bus. The I Specification (SMBus), version 1.1 and compatible with the I system controller are byte-oriented with the I method of extending the clock-low ...
Page 16
Si3452/3 4.8.1. Address Pins Pins with the same name must be externally connected and then tied high or low via a weak (10 k) pull up or pull down to establish the device address at power up. The Si3452/3 powers ...
Page 17
Table 16. Address Selection (Continued) AD3 Register Interface The registers types are described in the following sections. 5.1. Interrupt (Registers 0x00–0x01) An interrupt (INT pin low) is generated if any bit of the Interrupt register (register ...
Page 18
Si3452/3 The three detect status bits indicate the last detection result for that port detection has not been done or if the port is shut down with no new detection result, the detection status is reported as unknown. ...
Page 19
Command and Return Registers (Registers 0x12–0x1C) The global command register enables manual port turn-on or turn-off, chip reset, port reset, and measurement of port current and V . Register 0x12 is a Write only register. See Table 24 on ...
Page 20
Si3452/3 20 Rev. 0.47 ...
Page 21
Rev. 0.47 Si3452/3 21 ...
Page 22
Si3452/3 Table 22. Si3452/3 Port Mode Encoding 22 Table 20. Si3452/3 Detect Encoding Value Condition 000b Unknown 001b Short 010b Reserved 011b Rlow 100b Good 101b Rhigh 110b Ropen 111b Reserved Table 21. Si3452/3 Class Encoding Value Condition 000b Unknown ...
Page 23
Table 23. Si3452/3 Port Configuration PoE+ bit Class don’t care don’t care don’t care 0 *Note: During initial port turn-on (T START Table 24. Si3452/3 ...
Page 24
Si3452/3 6. Operational Notes 6.1. Port Turn On If the port is turned on by putting it in auto mode, the Si3452/3 will take care of all specified timing, and it will take care of the two-event classification if the ...
Page 25
PCB Layout Guidelines Following are some PCB layout considerations. See also "12.1. Evaluation Kits and Reference Designs" on page 33 for reference design information. Please visit the Silicon Labs technical support web page at https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to request ...
Page 26
Si3452/3 8. Firmware Release Notes Devices marked with firmware revision 01 (see "13. Device Marking Diagram" on page 34) have the firmware revision registers set as 0x61 = 0x00; 0x62 = 0x02, and 0x63 = 0x4F (0.2.79). The following are ...
Page 27
Pin Descriptions VEE1 VEE VREF AIN AOUT AGND RBIAS AGND NC VEE4 Pin # Name Type 1 VEE1 Supply 2 VEE Supply 3 VREF Analog input 4 AIN Analog input 5 AOUT Analog output 6 AGND Ground 7 RBIAS ...
Page 28
Si3452/3 Table 25. Si3452/3 Pin Descriptions (Continued) Pin # Name Type 13 DET4 Analog I/O 14 SDA Digital I/O 15 GND34 Ground 16 SCL Digital I connect 18 DET3 Analog I/O 19 VDD Supply 20 VOUT3 Analog ...
Page 29
Table 25. Si3452/3 Pin Descriptions (Continued) Pin # Name Type 37 DET1 Analog I/O 38 RST Digital input 39 VOUT1 Analog I/O 40 INT Digital output Description Connection for port 1 detection and classification. See DET4 for detailed descrip- tion. ...
Page 30
Si3452/3 10. Package Outline: 40-Pin QFN The Si3452/3 is packaged in an industry-standard, RoHS compliant Figure 7. 40-Pin QFN Mechanical Diagram Table 26. Package Diagram Dimensions Dimension ...
Page 31
Recommended PCB Footprint Table 27. PCB Land Pattern Dimensions Dimension Figure 8. PCB Land Pattern Min 0.50 BSC 5.42 REF 5.42 REF 4.00 4.00 4.53 4.53 — 0.89 REF ...
Page 32
Si3452/3 Table 27. PCB Land Pattern Dimensions (Continued) Dimension ZD Notes: General 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification. 3. This Land Pattern Design is based ...
Page 33
... Alt A Si3453D-B01-GM Alt B Si3452-B01-IM Alt A Si3452A-B01-IM Alt A Notes: 1. Add “R” to the end of the ordering part number to denote tape-and-reel option. E.g., Si3452-B01-GMR. 2. For alternative A, power is applied to wire pairs 1,2 and 3,6. For alternative B, power is applied to wire pairs 4,5 and 7,8 (the spare pairs in the case of 10/100 Ethernet). Conventionally, alternative B is used for midspan power injectors. For alternative B, detection is done with over 2 seconds between detection pulses avoid interfering with end-point equipment trying to provide power using alternative A ...
Page 34
Si3452/3 13. Device Marking Diagram Line # Text Value 1 Si3452 Base part number. This is not the “Ordering Part Number” since it does not contain a specific revision. Refer to "12. Ordering Guide" on page 33. for complete ordering ...
Page 35
OCUMENT HANGE IST Revision 0.4 to Revision 0.41 VEE UVLO only. Due to the protection clamp, OVLO is not supported. Updated thermal information. Removed support for pin-selectable auto mode powerup. Changed device status ...
Page 36
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...