UPD720114GA-YEU-A Renesas Electronics America, UPD720114GA-YEU-A Datasheet - Page 22

no-image

UPD720114GA-YEU-A

Manufacturer Part Number
UPD720114GA-YEU-A
Description
HOST CTLR USB 2.0 48-TQFP
Manufacturer
Renesas Electronics America
Series
ECOUSB™r
Datasheet

Specifications of UPD720114GA-YEU-A

Controller Type
USB 2.0 Hub Controller
Interface
USB 2.0
Voltage - Supply
3.14 V ~ 3.46 V
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-TQFP
Package Type
TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
972-1000

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD720114GA-YEU-A
Manufacturer:
RENESAS
Quantity:
11 680
Part Number:
UPD720114GA-YEU-A
Manufacturer:
RENESAS
Quantity:
83
Part Number:
UPD720114GA-YEU-A
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
UPD720114GA-YEU-A
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
UPD720114GA-YEU-A/JC
Manufacturer:
RENESAS
Quantity:
6 458
Part Number:
UPD720114GA-YEU-A/JC
Manufacturer:
NEC
Quantity:
8 000
Part Number:
UPD720114GA-YEU-A/JC
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
UPD720114GA-YEU-AT
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
UPD720114GA-YEU-AT
0
20
Full-speed Electrical Characteristics (Continued)
Consecutive frame interval jitter
Source jitter total (including frequency
tolerance) (Figure 2-13):
Source jitter for differential transition to SE0
transition (Figure 2-14)
Receiver jitter (Figure 2-15):
Source SE0 interval of EOP (Figure 2-14)
Receiver SE0 interval of EOP (Figure 2-14)
Width of SE0 interval during differential
transition
Hub differential data delay (Figure 2-11)
Hub differential driver jitter (including cable)
(Figure 2-11):
Data bit width distortion after SOP (Figure
2-11)
Hub EOP delay relative to t
Hub EOP output width skew (Figure 2-12)
High-speed Electrical Characteristics
Rise time (10% to 90%)
Fall time (90% to 10%)
Driver waveform
High-speed data rate
Microframe interval
Consecutive microframe interval difference
Data source jitter
Receiver jitter tolerance
Hub data delay (without cable)
Hub data jitter
Hub delay variation range
Note Excluding the first transition from the Idle state.
(with cable)
(without cable)
To next transition
For paired transitions
To Next Transition
For Paired Transitions
To next transition
For paired transitions
Parameter
HDD
(Figure 2-12)
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
See Figure 2-9.
t
t
t
See Figure 2-9.
See Figure 2-4.
t
See Figure 2-4, Figure 2-9.
t
RFI
DJ1
DJ2
FDEOP
JR1
JR2
FEOPT
FEOPR
FST
HDD1
HDD2
HDJ1
HDJ2
FSOP
FEOPD
FHESK
HSR
HSF
HSDRAT
HSFRAM
HSRFI
HSHDD
HSHDV
Symbol
Data Sheet S17462EJ6V0DS
No clock adjustment
Note
Conditions
124.9375
479.760
−18.5
Min.
−3.5
−4.0
160
−15
500
500
−2
−9
82
−3
−1
−5
0
speed+4 ns
125.0625
480.240
36 high-
4 high-
5 high-
speed
speed
+18.5
Max.
+3.5
+4.0
175
+15
42
+5
+9
14
70
44
+3
+1
+5
15
μ
PD720114
Mbps
times
times
times
Unit
Bit
Bit
Bit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps
ps
μ
(2/4)
s

Related parts for UPD720114GA-YEU-A