DP8420AV-25 National Semiconductor, DP8420AV-25 Datasheet - Page 20
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
DP8420AV-25
Manufacturer Part Number
DP8420AV-25
Description
IC CTRLR 256K DRAM PROG 68PLCC
Manufacturer
National Semiconductor
Datasheet
1.DP8420AV-25.pdf
(58 pages)
Specifications of DP8420AV-25
Controller Type
Dynamic RAM (DRAM) Controller, Drivers
Mounting Type
Surface Mount
Package / Case
68-LCC (J-Lead)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Current - Supply
-
Voltage - Supply
-
Operating Temperature
-
Interface
-
Other names
*DP8420AV-25
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DP8420AV-25
Manufacturer:
NSC
Quantity:
1 831
4 0 Port A Access Modes
4 5 3 Delay CAS during Write Accesses
Address bit C9 asserted during programming will cause CAS
to be delayed until the first positive edge of CLK after RAS
is asserted when the input WIN is asserted Delaying CAS
during write accesses ensures that the data to be written to
DRAM will be setup to CAS asserting as shown in Figures
(Continued)
FIGURE 12b Mode 1 Delay CAS
FIGURE 12a Mode 0 Delay CAS
20
12a and 12b If the possibility exists that data still may not
be present after the first positive edge of CLK CAS can be
delayed further with the ECAS inputs If address bit C9 is
negated during programming read and write accesses will
be treated the same (with regard to CAS)
TL F 8588 – C7
TL F 8588 – C8