AD9833BRMZ Analog Devices Inc, AD9833BRMZ Datasheet - Page 4
AD9833BRMZ
Manufacturer Part Number
AD9833BRMZ
Description
IC WAVEFORM GENERTR PROG 10-MSOP
Manufacturer
Analog Devices Inc
Specifications of AD9833BRMZ
Resolution (bits)
10 b
Master Fclk
25MHz
Tuning Word Width (bits)
28 b
Voltage - Supply
2.3 V ~ 5.5 V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
10-MSOP, Micro10™, 10-uMAX, 10-uSOP
Ic Function
Direct Digital Synthesizer
Supply Voltage Range
2.3V To 5.5V
Operating Temperature Range
-40°C To +105°C
Digital Ic Case Style
MSOP
No. Of Pins
10
Msl
MSL 3 - 168 Hours
Supplier Package
MSOP
Resolution
10 Bit
Maximum Input Frequency
25 MHz
Tuning Word Width
28 Bit
Minimum Operating Supply Voltage
2.3 V
Typical Operating Supply Voltage
2.5|3.3|5 V
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
105 °C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-AD9833EBZ - BOARD EVAL FOR AD9833
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9833BRMZ
Manufacturer:
MICRON
Quantity:
2 154
Company:
Part Number:
AD9833BRMZ
Manufacturer:
ADI
Quantity:
5 000
Part Number:
AD9833BRMZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9833BRMZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9833BRMZ-REEL7
Manufacturer:
AD
Quantity:
14 592
Part Number:
AD9833BRMZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9833
TIMING CHARACTERISTICS
VDD = 2.3 V to 5.5 V, AGND = DGND = 0 V, unless otherwise noted.
Table 2.
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
1
Timing Diagrams
1
2
3
4
5
6
7
8 min
8 max
9
10
11
Guaranteed by design, not production tested.
SDATA
FSYNC
SCLK
Limit at T
40
16
16
25
10
10
5
10
t
5
3
5
4
− 5
t
MIN
11
to T
MAX
t
7
D15
D14
t
6
t
5
Unit
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns max
ns min
ns min
ns min
MCLK
Figure 4. Serial Timing
Figure 3. Master Clock
Rev. D | Page 4 of 24
D2
t
2
t
t
4
1
1
Description
MCLK period
MCLK high duration
MCLK low duration
SCLK period
SCLK high duration
SCLK low duration
FSYNC to SCLK falling edge setup time
FSYNC to SCLK hold time
Data setup time
Data hold time
SCLK high to FSYNC falling edge setup time
t
t
3
9
D1
t
10
D0
t
8
D
1
5
D
1
4