M25P64-VMF6P STMicroelectronics, M25P64-VMF6P Datasheet - Page 23

• Manufacturer Part Number: M25P64-VMF6P
• Description: 64 MBIT, LOW VOLTAGE, SERIAL FLASO 16 .30 LARGE JEDEC MS-013
• Manufacturer: STMicroelectronics

Specifications of M25P64-VMF6P

• Lead Free Status / Rohs Status: RoHS Compliant part

Sector Erase (SE)
The Sector Erase (SE) instruction sets to 1 (FFh)
all bits inside the chosen sector. Before it can be
accepted, a Write Enable (WREN) instruction
must previously have been executed. After the
Write Enable (WREN) instruction has been decod-
ed, the device sets the Write Enable Latch (WEL).
The Sector Erase (SE) instruction is entered by
driving Chip Select (S) Low, followed by the in-
struction code, and three address bytes on Serial
Data Input (D). Any address inside the Sector (see
Table
(SE) instruction. Chip Select (S) must be driven
Low for the entire duration of the sequence.
The instruction sequence is shown in
Figure 17. Sector Erase (SE) Instruction Sequence
Note: Address bit A23 is Don’t Care.
3.) is a valid address for the Sector Erase
S
C
D
0
1
2
Figure
Instruction
3
4
17..
5
6
7
MSB
23 22
Chip Select (S) must be driven High after the
eighth bit of the last address byte has been latched
in, otherwise the Sector Erase (SE) instruction is
not executed. As soon as Chip Select (S) is driven
High, the self-timed Sector Erase cycle (whose du-
ration is t
cle is in progress, the Status Register may be read
to check the value of the Write In Progress (WIP)
bit. The Write In Progress (WIP) bit is 1 during the
self-timed Sector Erase cycle, and is 0 when it is
completed. At some unspecified time before the
cycle is completed, the Write Enable Latch (WEL)
bit is reset.
A Sector Erase (SE) instruction applied to a page
which is protected by the Block Protect (BP2, BP1,
BP0) bits (see
ed.
8
9
24 Bit Address
SE
) is initiated. While the Sector Erase cy-
2
Table 2.
29 30 31
1
0
and
Table
3.) is not execut-
AI03751D
M25P64
23/38