PIC24FJ64GA004-I/PT Microchip Technology Inc., PIC24FJ64GA004-I/PT Datasheet - Page 182
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC24FJ64GA004-I/PT
Manufacturer Part Number
PIC24FJ64GA004-I/PT
Description
MCU, 16-Bit, 44-Pin, 64KB Flash, 8KB RAM, 35 I/O, Nanowatt
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC24FJ64GA004-IPT.pdf
(256 pages)
Specifications of PIC24FJ64GA004-I/PT
A/d Inputs
13 Channel, 10-Bit
Comparators
2
Cpu Speed
16 MIPS
Eeprom Memory
0 Bytes
Input Output
35
Interface
I2C/SPI/UART
Memory Capacity
64 Kbytes
Memory Type
Flash
Number Of Bits
16
Number Of Inputs
35
Number Of Pins
44
Package Type
44-pin TQFP
Programmable Memory
64K Bytes
Ram Size
8K Bytes
Speed
32 MHz
Timers
5-16-bit
Voltage, Range
2-3.6 V
Voltage, Rating
2-3.6 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC24FJ64GA004-I/PT
Manufacturer:
MICREL
Quantity:
39 200
Company:
Part Number:
PIC24FJ64GA004-I/PT
Manufacturer:
NS
Quantity:
7 331
Company:
Part Number:
PIC24FJ64GA004-I/PT
Manufacturer:
MICROCHIP
Quantity:
215
Company:
Part Number:
PIC24FJ64GA004-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC24FJ64GA004-I/PT
Manufacturer:
MIC
Quantity:
20 000
PIC24FJ64GA004 FAMILY
18.3
• Configurable from half second to one year
• Enabled using the ALRMEN bit (ALCFGRPT<7>,
• One-time alarm and repeat alarm options
18.3.1
The alarm feature is enabled using the ALRMEN bit.
This bit is cleared when an alarm is issued. Writes to
ALRMVALH:ALRMVALL should only take place when
ALRMEN = 0.
As shown in Figure 18-2, the interval selection of the
alarm is configured through the AMASK bits
(ALCFGRPT<13:10>). These bits determine which and
how many digits of the alarm must match the clock
value for the alarm to occur. The alarm can also be con-
figured to repeat based on a preconfigured interval.
The amount of times this occurs once the alarm is
enabled is stored in the lower half of the ALCFGRPT
register.
When ALCFGRPT = 00 and CHIME bit = 0
(ALCFGRPT<14>), the repeat function is disabled and
only a single alarm will occur. The alarm can be
repeated up to 255 times by loading the lower half of
the ALCFGRPT register with FFh.
FIGURE 18-2:
DS39881B-page 180
Register 18-3)
available
Alarm
Note 1:
0000 – Every half second
0001 – Every second
0010 – Every 10 seconds
0011 – Every minute
0100 – Every 10 minutes
0101 – Every hour
0110 – Every day
0111 – Every week
1000 – Every month
1001 – Every year
CONFIGURING THE ALARM
(AMASK3:AMASK0)
Alarm Mask Setting
Annually, except when configured for February 29.
ALARM MASK SETTINGS
(1)
Day of
Week
the
d
Preliminary
Month
m
m
After each alarm is issued, the ALCFGRPT register is
decremented by one. Once the register has reached
‘00’, the alarm will be issued one last time, after which
the ALRMEN bit will be cleared automatically and the
alarm will turn off. Indefinite repetition of the alarm can
occur if the CHIME bit = 1. Instead of the alarm being
disabled when the ALCFGRPT register reaches ‘00’, it
will roll over to FF and continue counting indefinitely
when CHIME = 1.
18.3.2
At every alarm event, an interrupt is generated. In addi-
tion, an alarm pulse output is provided that operates at
half the frequency of the alarm. This output is
completely synchronous to the RTCC clock and can be
used as a trigger clock to other peripherals.
Note:
d
d
Day
d
d
ALARM INTERRUPT
Changing any of the registers, other then
the RCFGCAL and ALCFGRPT registers
and the CHIME bit while the alarm is
enabled (ALRMEN = 1), can result in a
false alarm event leading to a false alarm
interrupt. To avoid a false alarm event, the
timer and alarm values should only be
changed while the alarm is disabled
(ALRMEN = 0). It is recommended that the
ALCFGRPT register and CHIME bit be
changed when RTCSYNC = 0.
Hours
h
h
h
h
h
h
h
h
© 2007 Microchip Technology Inc.
Minutes
m
m
m
m
m
m
m
m
m
m
m
Seconds
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s