PIC16C74B-20I/P Microchip Technology Inc., PIC16C74B-20I/P Datasheet - Page 173
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16C74B-20I/P
Manufacturer Part Number
PIC16C74B-20I/P
Description
40 PIN, 7 KB OTP, 192 RAM, 33 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16C74B-20IP.pdf
(184 pages)
Specifications of PIC16C74B-20I/P
A/d Inputs
8-Channel, 8-Bit
Cpu Speed
5 MIPS
Eeprom Memory
0 Bytes
Input Output
33
Interface
I2C/SPI/USART
Memory Type
OTP
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
7K Bytes
Ram Size
192 Bytes
Speed
4 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2.5-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16C74B-20I/P
Manufacturer:
MICROCHIP
Quantity:
12 000
Company:
Part Number:
PIC16C74B-20I/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16C74B-20I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Timing Diagrams
Timing Diagrams and Specifications................................. 124
TMR0 Register .................................................................... 17
TMR1CS bit ........................................................................ 43
TMR1H Register ................................................................. 17
TMR1L Register .................................................................. 17
TMR1ON bit ........................................................................ 43
TMR2 Register .................................................................... 17
TMR2ON bit ........................................................................ 47
TO bit .................................................................................. 19
TOUTPS0 bit....................................................................... 47
TOUTPS1 bit....................................................................... 47
TOUTPS2 bit....................................................................... 47
TOUTPS3 bit....................................................................... 47
TRISA Register ............................................................. 18, 29
TRISB Register ............................................................. 18, 31
TRISC Register ............................................................. 18, 33
TRISD Register ............................................................. 18, 34
TRISE Register ....................................................... 18, 35, 36
TXSTA Register .................................................................. 65
2000 Microchip Technology Inc.
Timer2
I
SPI Master Mode ........................................................ 58
SPI Slave Mode (CKE = 1) ......................................... 59
SPI Slave Mode Timing (CKE = 0).............................. 58
USART Asynchronous Master Transmission.............. 69
USART Asynchronous Reception............................... 71
USART Synchronous Reception................................. 75
USART Synchronous Transmission............................ 73
Wake-up from SLEEP via Interrupt ............................. 98
A/D Conversion......................................................... 138
Brown-out Reset (BOR) ............................................ 126
Capture/Compare/PWM (CCP)................................. 128
CLKOUT and I/O....................................................... 125
External Clock........................................................... 124
I
I
Oscillator Start-up Timer (OST)................................. 126
Parallel Slave Port (PSP).......................................... 129
Power-up Timer (PWRT)........................................... 126
RESET ...................................................................... 126
Timer0 and Timer1.................................................... 127
USART Synchronous Receive (Master/Slave) ......... 136
USART SynchronousTransmission (Master/Slave) .. 136
Watchdog Timer (WDT) ............................................ 126
2
2
2
C Reception (7-bit Address) ..................................... 62
C Bus Data ............................................................. 134
C Bus START/STOP Bits ....................................... 134
TMR1H ............................................................... 45
TMR1L ................................................................ 45
Block Diagram .................................................... 47
Module ................................................................ 47
Postscaler ........................................................... 47
Prescaler............................................................. 47
T2CON................................................................ 47
PIC16C63A/65B/73B/74B
U
UA....................................................................................... 56
Universal Synchronous Asynchronous Receiver
Transmitter (USART) .......................................................... 65
Update Address bit, UA ...................................................... 56
USART
UV Erasable Devices............................................................ 7
W
Wake-up from SLEEP......................................................... 97
Watchdog Timer (WDT).................................... 85, 87, 90, 95
WCOL ................................................................................. 57
WDT ................................................................................... 90
WR pin ................................................................................ 37
Write Collision Detect bit, WCOL........................................ 57
WWW, On-Line Support ....................................................... 3
Z
Z bit..................................................................................... 19
Asynchronous Mode................................................... 68
Asynchronous Receiver.............................................. 70
Asynchronous Reception............................................ 71
Asynchronous Transmitter.......................................... 68
Baud Rate Generator (BRG) ...................................... 67
Receive Block Diagram .............................................. 70
Sampling..................................................................... 67
Synchronous Master Mode......................................... 72
Synchronous Master Reception ................................. 74
Synchronous Master Transmission ............................ 72
Synchronous Slave Mode........................................... 76
Synchronous Slave Reception ................................... 76
Synchronous Slave Transmit...................................... 76
Transmit Block Diagram ............................................. 68
Timing Diagram ........................................................ 126
Block Diagram ............................................................ 96
Period ......................................................................... 95
Programming Considerations ..................................... 96
Time-out...................................................................... 91
Timing Diagram, Synchronous Receive ........... 136
Timing Diagram, Synchronous Transmission... 136
DS30605C-page 173