PIC16F72-I/SO Microchip Technology Inc., PIC16F72-I/SO Datasheet - Page 65
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F72-I/SO
Manufacturer Part Number
PIC16F72-I/SO
Description
28 PIN, 3.5 KB FLASH, 128 RAM, 22 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F72-ISO.pdf
(136 pages)
Specifications of PIC16F72-I/SO
A/d Inputs
5-Channel, 8-Bit
Cpu Speed
5 MIPS
Eeprom Memory
0 Bytes
Input Output
22
Interface
I2C/SPI
Memory Type
Flash
Number Of Bits
8
Package Type
28-pin SOIC
Programmable Memory
3.5K Bytes
Ram Size
128 Bytes
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F72-I/SO
Manufacturer:
MICROCHIP
Quantity:
3 290
Part Number:
PIC16F72-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
FIGURE 11-4:
11.4
PIC16F72 device has a noise filter in the MCLR Reset
path. The filter will detect and ignore small pulses.
It should be noted that a WDT Reset does not drive
MCLR pin low.
The behavior of the ESD protection on the MCLR pin
has been altered from previous devices of this family.
Voltages applied to the pin that exceed its specification
can result in both MCLR and excessive current beyond
the device specification during the ESD event. For this
reason, Microchip recommends that the MCLR pin no
longer be tied directly to V
RC network, as shown in Figure 11-5, is suggested.
2002 Microchip Technology Inc.
MCLR
OSC1
Note
V
DD
MCLR
1:
RC OSC
On-chip
OST/PWRT
This is a separate oscillator from the RC oscillator of the CLKI pin.
Brown-out
V
(1)
Module
Detect
DD
WDT
Reset
Rise
SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT
OST
PWRT
Time-out
Reset
WDT
10-bit Ripple Counter
10-bit Ripple Counter
BOREN
Power-on Reset
External
RESET
SLEEP
DD
. The use of an
FIGURE 11-5:
V
DD
R1
1 k Ω (or greater)
C1
0.1 µ F
(optional, not critical)
RECOMMENDED MCLR
CIRCUIT
PIC16F72
S
R
MCLR
DS39597B-page 63
PIC16F72
Q
Enable PWRT
Enable OST
Chip_Reset