MAX1586AETM Maxim Integrated Products, MAX1586AETM Datasheet - Page 15

• Manufacturer Part Number: MAX1586AETM
• Description: Other Power Management PMICs w/Dynamic Core for PDAs
• Manufacturer: Maxim Integrated Products

MAX
1586
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
PIN
MAX
1587
13
14
15
16
17
18
19
20
—
21
—
23
24
25
—
26
27
28
34
Dynamic Core for PDAs and Smart Phones
NAME
RAMP
GND
DBO
ON2
ON4
IN45
ON5
ON3
PG2
BYP
PG3
PV2
LX2
REF
LX3
PV3
V4
V5
IN
______________________________________________________________________________________
REG2 Power Input. Bypass to PG2 with a 4.7µF or greater low-ESR capacitor. PV1, PV2, PV3, and IN must
connect together externally.
REG2 Switching Node. Connects to REG2 inductor.
REG2 Power Ground. Connect directly to a power-ground plane. Connect PG1, PG2, PG3, and GND
together at a single point as close as possible to the IC.
Main Battery Input. This input provides power to the IC.
V3 Ramp-Rate Control. A capacitor connected from RAMP to GND sets the rate-of-change when V3 is
changed. The output impedance of RAMP is 100kΩ. FB3 regulates to 1.28 x V
Analog Ground
Reference Output. Output of the 1.25V reference. Bypass to GND with a 0.1µF or greater capacitor.
Low-Noise LDO Bypass. Low-noise bypass pin for V4 LDO. Connect a 0.01µF capacitor from BYP to GND.
Dead or Missing Battery Output. DBO is an open-drain output that goes low when V
threshold set by DBI. DBO does not deactivate any MAX1586/MAX1587 regulator outputs. DBO is
expected to connect to nBATT_FAULT on Intel CPUs.
On/Off Input for REG2. Drive high to turn on. When enabled, the REG2 output soft-starts. ON2 has
hysteresis so an RC can be used to implement manual sequencing with respect to other inputs. It is
expected that ON1, ON2, and ON6 are connected to SYS_EN.
On/Off Input for REG4. Drive high to turn on. When enabled, the REG4 output activates. ON4 has hysteresis
so an RC can be used to implement manual sequencing with respect to other inputs. It is expected that
ON4 is connected to PWR_EN.
Also Known as VCC_PLL. 1.3V, 35mA linear-regulator output for PLL. Regulator input is IN45.
Power Input to V4 and V5 LDOs. Typically connected to V2, but can also connect to IN or another voltage
from 2.5V to V
Also Known as VCC_SRAM. 1.1V, 35mA linear-regulator output for CPU SRAM. Regulator input is IN45.
On/Off Input for REG5. Drive high to turn on. When enabled, the MAX1586/MAX1587 soft-starts the REG5
output. ON5 has hysteresis so an RC can be used to implement manual sequencing with respect to other
inputs. It is expected that ON5 is connected to PWR_EN.
REG3 Power Ground. Connect directly to a power-ground plane. Connect PG1, PG2, PG3, and GND
together at a single point as close as possible to the IC.
REG3 Switching Node. Connects to the REG3 inductor.
REG3 Power Input. Bypass to PG3 with a 4.7µF or greater low-ESR ceramic capacitor. PV1, PV2, PV3, and
IN must connect together externally.
On/Off Input for REG3 (Core). Drive high to turn on. When enabled, the REG3 output ramps up. ON3 has
hysteresis so an RC can be used to implement manual sequencing with respect to other inputs. It is
expected that ON3 is driven from CPU SYS_EN.
High-Efficiency, Low-I
IN
.
FUNCTION
Pin Description (continued)
Q
PMICs with
RAMP
.
IN
is below the
15