T7115AMCD LSI, T7115AMCD Datasheet - Page 36
![no-image](/images/manufacturer_photos/0/4/400/lsi_sml.jpg)
T7115AMCD
Manufacturer Part Number
T7115AMCD
Description
Manufacturer
LSI
Datasheet
1.T7115AMCD.pdf
(68 pages)
Specifications of T7115AMCD
Package Type
PLCC
Lead Free Status / Rohs Status
Not Compliant
T7121 HDLC Interface for ISDN (HIFI-64)
Functional Description
Table 14. Register R7—Transmit Time-Slot Control Register
* The HIFI-64 can transmit on either DXA, DXB, or both. If both pins are selected via these register bits, the same data byte is sent during the
Table 15. Register R8—Receiver Time-Slot Control Register
36
same time slot on both pins.
Register
Register
R7—B7
R8—B7
DRA/B
DXAC
R8
R8
R8
(0)
(0)
R7
R7
R7
B(0—5)
Bit
B(0—5)
B6
B7
R7—B6
R8—B6
DXBC
CMS
B6*
B7*
Bit
(0)
(0)
RSLT0—RSLT5 Receiver Time Slot. These 6 bits, representing a value from 0 to 63,
Symbol
TSLT0—TSLT5
DRA/B
CMS
R7—B5
R8—B5
RSLT5
TSLT5
(continued)
Symbol
DXBC
DXAC
(0)
(0)
coded in binary with bit 0 the LSB, define the receive time-slot number
for information received on the chosen receive data pin (DRA or DRB).
Clock Mode Select. When set to 1, this bit allows the HIFI-64 to com-
municate with an IOM2 or GCI interface by effectively dividing the data
clock internally by two. (See the serial link interface section for details
on configuring to IOM2 interface.)
Receive Data on DRA or DRB. This bit determines which pin the
HIFI-64 receiver uses to access received data. When this bit is 0,
received data is expected on the DRA pin. When this bit is set to 1,
received data is expected on the DRB pin. (This option implies
P21CTL [R5—B6] is set to 1.)
R7—B4
R8—B4
RSLT4
TSLT4
Transmitter Time Slot. These 6 bits, representing a value from 0
to 63, coded in binary with bit 0 the LSB, define the transmit time-
slot number for transmission on the chosen pin (DXA and/or DXB).
Transmit Data DXB Control. When this bit is set to 1, data is
transmitted on the DXB pin (pin 17). Setting P17CTL (R5 B7) to 1
overrides the setting of DXBC.
Transmit Data DXA Control. When this bit is set to 1, data is
transmitted on the DXA pin (pin 19).
(0)
(0)
R7—B3
R8—B3
RSLT3
TSLT3
(0)
(0)
Name/Function
Name/Function
R7—B2
R8—B2
RSLT2
TSLT2
(0)
(0)
R7—B1
R8—B1
Lucent Technologies Inc.
RSLT1
TSLT1
(0)
(0)
Data Sheet
April 1997
R7—B0
R8—B0
RSLT0
TSLT
(0)
(0)