MT41J128M16HA-15E IT:D Micron Technology Inc, MT41J128M16HA-15E IT:D Datasheet - Page 47

• Manufacturer Part Number: MT41J128M16HA-15E IT:D
• Manufacturer: Micron Technology Inc
• Type: DDR3 SDRAMr

Specifications of MT41J128M16HA-15E IT:D

• Organization: 128Mx16
• Address Bus: 17b
• Maximum Clock Rate: 1.333GHz
• Operating Supply Voltage (typ): 1.5V
• Package Type: FBGA
• Operating Temp Range: -40C to 95C
• Operating Supply Voltage (max): 1.575V
• Operating Supply Voltage (min): 1.425V
• Pin Count: 96
• Mounting: Surface Mount
• Operating Temperature Classification: Industrial
• Lead Free Status / Rohs Status: Compliant

Table 22: I
PDF: 09005aef826aaadc
2Gb_DDR3_SDRAM.pdf – Rev. K 04/10 EN
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
DD
DD0
DD1
DD2P0(SLOW)
DD2P1(FAST)
DD2Q
DD2N
DD2NT
DD3P
DD3N
DD4R
DD4W
DD5B
DD6
DD6ET
DD7
DD8
Speed Bin
DD
Width
Maximum Limits – Die Rev H
All
All
All
All
All
All
All
All
All
All
All
x4
x8
x4
x8
x4
x8
x4
x8
x4
x8
Notes:
DDR3-1066
1. T
2. Enabling ASR could increase I
3. Restricted to T
4. T
5. The I
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
of the range 0°C ≤ T
5a. When TC < 0°C: I
rated by 2%; and I
5b. When TC > +85°C: I
must be derated by 2%; I
C
C
= +85°C; SRT and ASR are disabled.
= +85°C; ASR and ODT are disabled; SRT is enabled.
DD
values must be derated (increased) on IT-option devices when operated outside
DDR3-1333
C
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
(MAX) = +85°C.
DD6
C
DD2P
≤ +85°C:
and I
DD0
Electrical Characteristics – I
DD2Px
and I
47
, I
DD7
DD1
DD
DD3P
must be derated by 30%; and I
DDR3-1600
must be derated by 7%.
, I
x by up to an additional 2mA.
DD2N
must be derated by 4%; I
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
Micron Technology, Inc. reserves the right to change products or specifications without notice.
, I
DD2NT
, I
2Gb: x4, x8, x16 DDR3 SDRAM
DD2Q
DDR3-1866
, I
DD3N
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
, I
DD3P
DD4R
DD6
© 2006 Micron Technology, Inc. All rights reserved.
, I
DD
must be derated by 80%.
DD4R
and I
Specifications
Units
, I
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
DD5W
DD4W
must be de-
, and I
Notes
1, 2, 3
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
2, 4
1, 2
1, 2
1, 2
DD5W