DS2433 Maxim Integrated Products, DS2433 Datasheet - Page 6

no-image

DS2433

Manufacturer Part Number
DS2433
Description
RAM Miscellaneous
Manufacturer
Maxim Integrated Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2433
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS2433D+&TR
Manufacturer:
XILINX
Quantity:
200
Company:
Part Number:
DS2433S
Quantity:
12
Part Number:
DS2433S+
Manufacturer:
Maxim
Quantity:
14 356
Part Number:
DS2433S+T&R
Manufacturer:
MAXIM
Quantity:
1 248
Part Number:
DS2433S+TR
Manufacturer:
MAXIM
Quantity:
8 000
Part Number:
DS2433S+TR
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS2433S-500-00+T&R
Manufacturer:
MAXIM
Quantity:
700
Part Number:
DS2433X-S
Manufacturer:
HITACHI
Quantity:
210
writing data. Only full data bytes are accepted. If the last data byte is incomplete its content will be
ignored and the partial byte flag PF will be set.
When executing the Write Scratchpad command the CRC generator inside the DS2433 (see Figure 12)
calculates a CRC over the entire data stream, starting at the command code and ending at the last data
byte sent by the master. This CRC is generated using the CRC16 polynomial by first clearing the CRC
generator and then shifting in the command code (0FH) of the Write Scratchpad command, the Target
Addresses TA1 and TA2 as supplied by the master and all the data bytes. The master may end the Write
Scratchpad command at any time. However, if the ending offset is 11111b, the master may send 16 read
time slots and will receive the CRC generated by the DS2433.
The memory address range of the DS2433 is 0000H to 01FFH. If the bus master sends a target address
higher than this, the internal circuitry of the chip will set the seven most significant address bits to zero as
they are shifted into the internal address register. The Read Scratchpad command will reveal the target
address as it will be used by the DS2433. The master will identify such address modifications by
comparing the target address read back to the target address transmitted. If the master does not read the
scratchpad, a subsequent copy scratchpad command will not work since the most significant bits of the
target address the master sends will not match the value the DS2433 expects.
READ SCRATCHPAD COMMAND [AAH]
This command is used to verify scratchpad data and target address. After issuing the read scratchpad
command, the master begins reading. The first two bytes will be the target address. The next byte will be
the ending offset/data status byte (E/S) followed by the scratchpad data beginning at the byte offset (T4:
T0). The master may read data until the end of the scratchpad after which the data read will be all logic
1’s.
COPY SCRATCHPAD [55H]
This command is used to copy data from the scratchpad to memory. After issuing the copy scratchpad
command, the master must provide a 3-byte authorization pattern which can be obtained by reading the
scratchpad for verification. This pattern must exactly match the data contained in the three address
registers (TA1, TA2, E/S, in that order). If the pattern matches, the AA (Authorization Accepted) flag
will be set and the copy will begin. Copy takes 5 ms maximum during which the voltage on the 1-Wire
bus must not fall below 2.8V. A pattern of alternating 1s and 0s will be received after the data has been
copied until a Reset Pulse is issued by the master.
The data to be copied is determined by the three address registers. The scratchpad data from the
beginning offset through the ending offset, will be copied to memory, starting at the target address.
Anywhere from 1 to 32 bytes may be copied to memory with this command.
Figure 5. DS2433 MEMORY MAP
ADDRESS
1FE0H TO
0000H TO
0020H TO
0040H TO
01DFH
001FH
003FH
01FFH
32-BYTE INTERMEDIATE STORAGE SCRATCHPAD
32-BYTE FINAL STORAGE EEPROM
32-BYTE FINAL STORAGE EEPROM
32-BYTE FINAL STORAGE EEPROM
FINAL STORAGE EEPROM
6 of 20
PAGE 0
PAGE 1
PAGE 2
TO PAGE 14
PAGE 15

Related parts for DS2433