ADV7194KSTZ Analog Devices Inc, ADV7194KSTZ Datasheet - Page 28

• Manufacturer Part Number: ADV7194KSTZ
• Description: IC ENCODER VIDEO EXT-10 80-LQFP
• Manufacturer: Analog Devices Inc
• Type: Video Encoderr

Specifications of ADV7194KSTZ

• Applications: DVD, PC Video, Multimedia
• Voltage - Supply, Analog: 3.3 V ~ 5 V
• Voltage - Supply, Digital: 3.3 V ~ 5 V
• Mounting Type: Surface Mount
• Package / Case: 80-LQFP
• Input Format: Digital
• Output Format: Analog
• Supply Voltage Range: 3.15V To 3.6V
• Operating Temperature Range: 0°C To +70°C
• Tv / Video Case Style: LQFP
• No. Of Pins: 80
• Msl: MSL 1 - Unlimited
• Svhc: No SVHC
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-ADV7194EB - BOARD EVAL FOR ADV7194
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

ADV7194
MPU PORT DESCRIPTION
The ADV7194 supports a 2-wire serial (I
processor bus driving multiple peripherals. Two inputs Serial
Data (SDA) and Serial Clock (SCL) carry information between
any device connected to the bus. Each slave device is recog-
nized by a unique address. The ADV7194 has four possible slave
addresses for both read and write operations. These are unique
addresses for each device and are illustrated in Figure 51 and
Figure 53. The LSB sets either a read or write operation. Logic
Level 1 corresponds to a read operation while Logic Level 0
corresponds to a write operation. A1 is set by setting the ALSB
pin of the ADV7194 to Logic Level 0 or Logic Level 1. When
ALSB is set to 0, there is greater input bandwidth on the I
lines, which allows high speed data transfers on this bus. When
ALSB is set to 1, there is reduced input bandwidth on the I
lines, which means that pulses of less than 50 ns will not pass
into the I
noisy systems.
To control the various devices on the bus the following protocol
must be followed. First the master initiates a data transfer by
establishing a start condition, defined by a high to low transition on
SDA while SCL remains high. This indicates that an address/data
stream will follow. All peripherals respond to the start condition
and shift the next eight bits (7-bit address + R/W bit). The bits are
transferred from MSB down to LSB. The peripheral that recog-
nizes the transmitted address responds by pulling the data line
low during the ninth clock pulse. This is known as an acknowledge
bit. All other devices withdraw from the bus at this point and
maintain an idle condition. The idle condition is where the device
monitors the SDA and SCL lines waiting for the start condi-
tion and the correct transmitted address. The R/W bit determines
the direction of the data.
A Logic 0 on the LSB of the first byte means that the master
will write information to the peripheral. A Logic 1 on the LSB
of the first byte means that the master will read information
from the peripheral.
0
2
C internal controller. This mode is recommended for
1
SEQUENCE
SEQUENCE
WRITE
READ
0
S SLAVE ADDR A(S)
S SLAVE ADDR A(S)
1
S = START BIT
P = STOP BIT
0
LSB = 0
2
C-compatible) micro-
1
A(S) = ACKNOWLEDGE BY SLAVE
A(M) = ACKNOWLEDGE BY MASTER
ADDRESS
CONTROL
SETUP BY
SUB ADDR
SUB ADDR
ALSB
A1
READ/WRITE
0
1
CONTROL
A(S)
A(S) S SLAVE ADDR
X
WRITE
READ
2
C
2
C
DATA
LSB = 1
The ADV7194 acts as a standard slave device on the bus. The data
on the SDA pin is 8 bits long supporting the 7-bit addresses plus
the R/W bit. It interprets the first byte as the device address and
the second byte as the starting subaddress. The subaddresses
autoincrement allowing data to be written to or read from the
starting subaddress. A data transfer is always terminated by a
stop condition. The user can also access any unique subaddress
register on a one by one basis without having to update all the
registers. There is one exception. The Subcarrier Frequency
Registers should be updated in sequence, starting with Sub-
carrier Frequency Register 0. The autoincrement function should
be then used to increment and access Subcarrier Frequency
Registers 1, 2, and 3. The Subcarrier Frequency Registers
should not be accessed independently.
Stop and start conditions can be detected at any stage during
the data transfer. If these conditions are asserted out of sequence
with normal read and write operations, then these cause an
immediate jump to the idle condition. During a given SCL high
period the user should only issue one start condition, one stop
condition or a single stop condition followed by a single start
condition. If an invalid subaddress is issued by the user, the
ADV7194 will not issue an acknowledge and will return to the
idle condition. If in autoincrement mode, the user exceeds the
highest subaddress then the following action will be taken:
1. In Read Mode, the highest subaddress register contents
2. In Write Mode, the data for the invalid byte will be not be
Figure 52 illustrates an example of data transfer for a read
sequence and the start and stop conditions.
Figure 53 shows bus write and read sequences.
SCLOCK
SDATA
A(S)
A(S) = NO ACKNOWLEDGE BY SLAVE
A(M) = NO ACKNOWLEDGE BY MASTER
will continue to be output until the master device issues
a no-acknowledge. This indicates the end of a read. A
no-acknowledge condition is where the SDA line is not
pulled low on the ninth pulse.
loaded into any subaddress register, a no-acknowledge will
be issued by the ADV7194 and the part will return to the
idle condition.
A(S)
START ADDR R/W ACK SUBADDRESS ACK
S
DATA
1 7
DATA
A(M)
8
9
A(S) P
1 7
DATA
8
9
A(M)
1 7
DATA
P
8
ACK
9
STOP
P