ADSP-2115KP-80 Analog Devices Inc, ADSP-2115KP-80 Datasheet - Page 45
![](/photos/31/32/313289/505-68-plcc_sml.jpg)
ADSP-2115KP-80
Manufacturer Part Number
ADSP-2115KP-80
Description
Manufacturer
Analog Devices Inc
Datasheet
1.ADSP-2115KP-80.pdf
(64 pages)
Specifications of ADSP-2115KP-80
Device Core Size
16b
Architecture
Enhanced Harvard
Format
Fixed Point
Clock Freq (max)
20MHz
Mips
20
Device Input Clock Speed
20MHz
Ram Size
1.5KB
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
68
Package Type
PLCC
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADSP-2115KP-80
Manufacturer:
AD
Quantity:
5 510
REV. B
TIMING PARAMETERS (ADSP-2103/2162/2164)
CLOCK SIGNALS & RESET
Parameter
Timing Requirement:
t
t
t
t
Switching Characteristic:
t
t
t
NOTES
1
Applies after powerup sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles assuming stable CLKIN (not including crystal
CK
CKL
CKH
RSP
CPL
CPH
CKOH
oscillator startup time).
CLKIN Period
CLKIN Width Low
CLKIN Width High
RESET Width Low
CLKOUT Width Low
CLKOUT Width High
CLKIN High to CLKOUT High
CLKOUT
CLKIN
Figure 39. Clock Signals
10.24 MHz
Min
97.6
20
20
488
38.8
38.8
0
t
CKL
t
t
CK
CPL
–45–
Max
150
20
t
CKH
t
t
CKOH
CPH
Frequency
Dependency
Min
5t
0.5t
0.5t
CK
CK
CK
1
– 10
– 10
Max
ADSP-21xx
Unit
ns
ns
ns
ns
ns
ns
ns