STMPE24M31QTR STMicroelectronics, STMPE24M31QTR Datasheet - Page 14

IC SENSOR S-TOUCH 24CH 40QFN

STMPE24M31QTR

Manufacturer Part Number
STMPE24M31QTR
Description
IC SENSOR S-TOUCH 24CH 40QFN
Manufacturer
STMicroelectronics
Series
S-Touch™r
Type
Capacitiver
Datasheets

Specifications of STMPE24M31QTR

Number Of Inputs/keys
24 Key
Data Interface
I²C
Data Rate/sampling Rate (sps, Bps)
100k, 400k
Voltage Reference
External
Voltage - Supply
1.65 V ~ 1.95 V
Current - Supply
900µA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
40-VQFN
Output Type
Logic
Interface
I²C
Input Type
Logic
Supply Voltage
1.8 V
Number Of Channels
24
Dimensions
5 mm L x 5 mm W x 0.85 mm H
Temperature Range
- 40 C to + 85 C
Termination Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-10380-2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STMPE24M31QTR
Manufacturer:
STM
Quantity:
8 061
Part Number:
STMPE24M31QTR
Manufacturer:
ST
0
Read operations
3
14/83
Read operations
Read operations for one or more bytes
A write is first performed to load the base register address into the address counter but
without sending a Stop condition. Then, the bus master sends a reStart condition and
repeats the Device Address with the R/W bit set to 1. The slave device acknowledges and
outputs the content of the addressed byte. If no more data is to be read, the bus master
must not acknowledge the byte and terminates the transfer with a Stop condition.
If the bus master acknowledges the data byte, then it can continue to perform the data
reading. To terminate the stream of data byte, the bus master must not acknowledge the
last output byte and follow by a Stop condition. The data fetched are from consecutive
addresses. After the last memory address, the Address Counter 'rolls-over' and the device
continue to output data from the memory address of 0x00.
Acknowledgement in read operation
For the above read command, the slave device waits, after each byte read, for an
acknowledgement during the 9th bit time. If the bus master does not drive the SDA to low
state (no acknowledgement by the master), then the slave device terminates and switches
back to its idle mode, waiting for the next command.
Doc ID 16174 Rev 2
STMPE16M31, STMPE24M31

Related parts for STMPE24M31QTR