LM2502SQX/NOPB National Semiconductor, LM2502SQX/NOPB Datasheet - Page 9
![IC SER/DESER MPL DISPL 40-LLP](/photos/6/92/69242/pkg_sqf40a_sml.jpg)
LM2502SQX/NOPB
Manufacturer Part Number
LM2502SQX/NOPB
Description
IC SER/DESER MPL DISPL 40-LLP
Manufacturer
National Semiconductor
Series
LMr
Datasheet
1.LM2502SMNOPB.pdf
(27 pages)
Specifications of LM2502SQX/NOPB
Function
Serializer/Deserializer
Data Rate
307Mbps
Input Type
LVCMOS
Output Type
LVCMOS
Number Of Inputs
22
Number Of Outputs
3
Voltage - Supply
1.7 V ~ 3.3 V
Operating Temperature
-30°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
40-LLP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
LM2502SQX
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LM2502SQX/NOPB
Manufacturer:
NS
Quantity:
2 000
Functional Description
BUS OVERVIEW
The LM2502 is a dual link Transceiver configurable part that
supports a 16-bit CPU (m68 or i80) style interface. The MPL
physical layer is purpose-built for an extremely low power
and low EMI data transmission while requiring the fewest
number of signal lines. No external line components are
required, as termination is provided internal to the MPL
receiver. A maximum raw throughput of 307 Mbps (raw) is
possible with this chipset. When the protocol overhead is
taken into account, a maximum data throughput of 245 Mbps
is possible. The MPL interface is designed for use with
common 50Ω to 100Ω lines using standard materials and
connectors. Lines may be microstrip or stripline construction.
Total length of the interconnect is expected to be less than
20cm.
FIGURE 3. MPL Point-to-Point Bus
20093302
9
SERIAL BUS TIMING
Data valid is relative to both edges for a WRITE as shown in
Figure 4. Data valid is specified as: Data Valid before Clock,
Data Valid after Clock, and Skew between data lines should
be less than 500ps.
Data is strobed out on the rising edge by the Slave for a
READ as shown in Figure 5. The Master monitors for the
start bit transition (Low to High) and selects the best strobe
to sample the incoming data on. This is done to account for
the round trip delay of the interconnect and application data
rate.
FIGURE 4. Dual Link Timing (WRITE)
FIGURE 5. Dual Link Timing (READ)
20093303
20093304
www.national.com