DS90CR484AVJDX/NOPB National Semiconductor, DS90CR484AVJDX/NOPB Datasheet - Page 11

IC DESERIALIZER 48BIT 100TQFP

DS90CR484AVJDX/NOPB

Manufacturer Part Number
DS90CR484AVJDX/NOPB
Description
IC DESERIALIZER 48BIT 100TQFP
Manufacturer
National Semiconductor
Datasheet

Specifications of DS90CR484AVJDX/NOPB

Function
Serializer/Deserializer
Data Rate
5.38Gbps
Input Type
LVDS
Output Type
CMOS, TTL
Number Of Inputs
8
Number Of Outputs
48
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-10°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Number Of Elements
8
Number Of Receivers
8
Number Of Drivers
48
Operating Supply Voltage (typ)
3.3V
Differential Input High Threshold Voltage
100mV
Diff. Input Low Threshold Volt
-100mV
Differential Output Voltage
450mV
Power Dissipation
2.3W
Operating Temp Range
-10C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
DS90CR484AVJDX

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS90CR484AVJDX/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
C — Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max
TPPOS — Transmitter output pulse position (min and max)
RSKM
C — Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max
RSKMD
See Applications Informations section for more details.
Cable Skew — typically 10 ps to 40 ps per foot, media dependent
TJCC — Cycle-to-cycle LVDS Output jitter (TJCC) is less than 100 ps (worse case estimate).
ISI is dependent on interconnect length; may be zero
See Applications Informations section for more details.
d = Tppos — Transmitter output pulse position (min and max)
f = TJCC — Cycle-to-cycle LVDS Output jitter (TJCC) is less than 100 ps (worse case estimate).
m = extra margin - assigned to ISI in long cable applications
Cable Skew (type, length) + LVDS Source Clock Jitter (cycle to cycle) + ISI (Inter-symbol interference)
TPPOSvariance (d) + TJCC (output jitter)(f) + ISI (m)
FIGURE 13. Receiver Skew Margin (RSKM) without DESKEW
FIGURE 14. Receiver Skew Margin (RSKMD)with DESKEW
11
30059225
30059229
www.national.com

Related parts for DS90CR484AVJDX/NOPB