MCZ33989EG Freescale Semiconductor, MCZ33989EG Datasheet - Page 18
![IC SYSTEM BASIS CHIP CAN 28-SOIC](/photos/6/93/69392/mcz33989eg_sml.jpg)
MCZ33989EG
Manufacturer Part Number
MCZ33989EG
Description
IC SYSTEM BASIS CHIP CAN 28-SOIC
Manufacturer
Freescale Semiconductor
Datasheet
1.MC33989DWR2.pdf
(66 pages)
Specifications of MCZ33989EG
Applications
*
Interface
*
Voltage - Supply
*
Package / Case
28-SOIC (7.5mm Width)
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCZ33989EG
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCZ33989EGR2
Manufacturer:
EXAR
Quantity:
6 247
applications. Its functions include:
• One full protected voltage regulator with 200 mA total
RECEIVE AND TRANSMIT DATA (RXD AND TXD)
respectively) are connected to a microcontroller’s CAN
protocol handler. TXD is an input and controls the CANH and
CANL line state (dominant when TXD is LOW, recessive
when TXD is HIGH). RXD is an output and reports the bus
state (RXD LOW when CAN bus is dominant, HIGH when
CAN bus is recessive).
VOLTAGE DIGITAL DRAIN ONE (VDD1)
regulator. It can deliver up to 200 mA. This output is protected
against overcurrent and overtemperature. It includes an
overtemperature pre-warning flag, which is set when the
internal regulator temperature exceeds 130°C typical. When
the temperature exceeds the overtemperature shutdown
(170°C typical), the regulator is turned off.
the RST pin LOW when V
threshold.
RESET (RST)
device is in reset mode. The RST pin is set HIGH when the
device is not in reset mode. RST includes an internal pullup
current source. When RST is LOW, the sink current capability
is limited, allowing RST to be shorted to 5.0 V for software
debug or software download purposes.
INTERRUPT (INT)
interrupt occurs. INT is enabled using the Interrupt Register
(INTR). When an interrupt occurs, INT stays LOW until the
interrupt source is cleared.
pulse when the device is in Stop mode.
VOLTAGE SOURCE TWO (V2)
connected to the external series pass transistor. V2 is also
the 5.0 V supply of the internal CAN interface. It is possible to
18
33989
FUNCTIONAL DESCRIPTION
INTRODUCTION
The 33989 is an integrated circuit dedicated to automotive
output current capability available at V
The RX and TX pins (receive data and transmit data pins,
The VDD1 pin is the output pin of the 5.0 V internal
VDD1 includes an undervoltage reset circuitry, which sets
The Reset pin RST is an output that is set LOW when the
The Interrupt pin INT is an output that is set LOW when an
INT output also reports a wake-up event by a 10 µs typical
The V2 pin is the input sense for the V2 regulator. It is
DD1
is below the undervoltage reset
DD1
FUNCTIONAL DESCRIPTION
FUNCTIONAL PIN DESCRIPTION
external pin
INTRODUCTION
• Driver for an external path transistor for the V2 regulator
• Reset, programmable watchdog function, interrupt, and
• Programmable wake-up input and Cyclic Sense wake-up
• CAN high-speed physical interface
connect V2 to an external 5.0 V regulator or to the VDD1
output when no external series pass transistor is used. In this
case, the V2CTRL pin must be left open.
VOLTAGE SOURCE 2 CONTROL (V2CTRL)
connected to the external series pass transistor.
VOLTAGE SUPPLY (VSUP)
HIGH-SIDE ONE (HS1)
internally protected against overcurrent and
overtemperature.
LEVEL 0-3 INPUTS (L0:L3)
the output of other ICs for external inputs. The input states
can be read by SPI. These inputs can be used as wake-up
events for the SBC when operating in the Sleep or Stop
mode.
CAN HIGH AND CAN LOW OUTPUTS
(CANH AND CANL)
CAN bus lines. They are controlled by TX input level, and the
state of CANH and CANL is reported through RX output. A
60 Ω termination resistor is connected between CANH and
CANL pins.
SYSTEM CLOCK (SCLK)
interface.
MASTER IN SLAVE OUT (MISO)
interface. Data is sent from the SBC to the microcontroller
through the MISO pin.
function
four operational modes
The V2CTRL pin is the output drive pin for the V2 regulator
The VSUP pin is the battery supply input of the device.
The HS1 pin is the internal high-side driver output. It is
The L0:L3 pins can be connected to contact switches or
The CAN High and CAN Low pins are the interfaces to the
SCLK is the System Clock input pin of the serial peripheral
MISO is the Master In Slave Out pin of the serial peripheral
Analog Integrated Circuit Device Data
Freescale Semiconductor