ADM1025ARQZ-REEL ON Semiconductor, ADM1025ARQZ-REEL Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
ADM1025ARQZ-REEL
Manufacturer Part Number
ADM1025ARQZ-REEL
Description
IC MONITOR SYS/VOLT 5CH 16QSOP
Manufacturer
ON Semiconductor
Datasheet
1.ADM1025AARQ.pdf
(21 pages)
Specifications of ADM1025ARQZ-REEL
Applications
PC's, PDA's
Interface
I²C
Voltage - Supply
3 V ~ 5.5 V
Package / Case
16-QSOP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADM1025ARQZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADM1025ARQZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADM1025/ADM1025A
Parameter
SERIAL BUS TIMING
1
2
3
4
5
6
All voltages are measured with respect to GND, unless otherwise specified.
Typicals are at T
TUE (Total Unadjusted Error) includes Offset, Gain, and Linearity errors of the ADC, multiplexer, and on-chip input attenuators, including an external series input
protection resistor value between zero and 1 kΩ.
Total monitoring cycle time is nominally 114.4 ms. Monitoring Cycle consists of 6 Voltage + 1 Internal Temperature + 1 External Temperature readings.
ADD is a three-state input that may be pulled high, low, or left open-circuit.
Timing specifications are tested at logic levels of V
Clock Frequency, f
Glitch Immunity, t
Bus Free Time, t
Start Setup Time, t
Start Hold Time, t
Stop Condition Setup Time, t
SCL Low Time, t
SCL High Time, t
SCL, SDA Rise Time, t
SCL, SDA Fall Time, t
Data Setup Time, t
Data Hold Time, t
A
= 25°C and represent most likely parametric norm. Shutdown current typ is measured with V
BUF
LOW
HIGH
HD:STA
HD:DAT
SW
SCLK
SU:DAT
SU:STA
F
R
SU:STO
IL
= 0.8 V for a falling edge and V
Rev. P5 | Page 4 of 21| www.onsemi.com
Min
1.3
600
600
600
1.3
0.6
100
300
IH
= 2.2 V for a rising edge.
Typ
50
Max
400
300
300
CC
= 3.3 V.
Unit
kHz
ns
μs
ns
ns
ns
μs
μs
ns
ns
ns
ns
Preliminary Technical Data
Test Conditions/Comments
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2