SI4705-D60-GU Silicon Laboratories Inc, SI4705-D60-GU Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI4705-D60-GU
Manufacturer Part Number
SI4705-D60-GU
Description
IC FM RADIO TUNER 20-QFN
Manufacturer
Silicon Laboratories Inc
Series
-r
Datasheet
1.SI4705-D60-EVB.pdf
(40 pages)
Specifications of SI4705-D60-GU
Frequency
64MHz ~ 108MHz
Sensitivity
-
Data Rate - Maximum
-
Modulation Or Protocol
FM
Applications
General Purpose
Current - Receiving
18.5mA
Data Interface
PCB, Surface Mount
Memory Size
-
Antenna Connector
PCB, Surface Mount
Features
-
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-20°C ~ 85°C
Package / Case
24-SSOP (0.154", 3.90mm Width)
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI4705-D60-GUR
Manufacturer:
FUJI
Quantity:
1 000
Part Number:
SI4705-D60-GUR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Si4704/05-D60
Table 5. 2-Wire Control Interface Characteristics
(V
8
Parameter
SCLK Frequency
SCLK Low Time
SCLK High Time
SCLK Input to SDIO
(START)
SCLK Input to SDIO
(START)
SDIO Input to SCLK
SDIO Input to SCLK
SCLK input to SDIO
(STOP)
STOP to START Time
SDIO Output Fall Time
SDIO Input, SCLK Rise/Fall Time
SCLK, SDIO Capacitive Loading
Input Filter Pulse Suppression
Notes:
A
= 2.7 to 5.5 V, V
1. When V
2. When selecting 2-wire mode, the user must ensure that a 2-wire start condition (falling edge of SDIO while SCLK is
3. When selecting 2-wire mode, the user must ensure that SCLK is high during the rising edge of RST, and stays high
4. The Si4704/05-D60 delays SDIO by a minimum of 300 ns from the V
5. The maximum t
high) does not occur within 300 ns before the rising edge of RST.
until after the first start condition.
t
violated as long as all other timing parameters are met.
HD:DAT
specification.
D
= 0 V, SCLK and SDIO are low impedance.
D
= 1.62 to 3.6 V, T
HD:DAT
Setup
Setup
Hold
Setup
Hold
has only to be met when f
4,5
A
= –20 to 85 °C)
Symbol
t
t
t
t
t
HD:STA
SU:DAT
HD:DAT
SU:STO
SU:STA
t
t
t
f
t
f:OUT
HIGH
t
LOW
t
BUF
t
SCL
C
f:IN
r:IN
SP
b
SCL
Test Condition
Rev. 1.0
= 400 kHz. At frequencies below 400 KHz, t
1,2,3
IH
20
20
threshold of SCLK to comply with the minimum
+
+
Min
100
1.3
0.6
0.6
0.6
0.6
1.3
0.1
0.1
—
—
0
0
---------- -
1pF
---------- -
1pF
C
C
b
b
Typ
—
—
—
—
—
—
—
—
—
—
—
—
—
HD:DAT
Max
400
900
250
300
50
50
—
—
—
—
—
—
—
may be
Unit
kHz
pF
µs
µs
µs
µs
ns
ns
µs
µs
ns
ns
ns