IP-CSC Altera, IP-CSC Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IP-CSC
Manufacturer Part Number
IP-CSC
Description
IP COLOR SPACE CONVERTER
Manufacturer
Altera
Type
MegaCorer
Datasheet
1.IP-CSC.pdf
(34 pages)
Specifications of IP-CSC
Function
Color Space Converter
License
Initial License
Lead Free Status / Rohs Status
Not applicable / Not applicable
CSC MegaCore Function Walkthrough
2–12
Color Space Converter MegaCore Function User Guide
Step 2: Set Up Simulation
An IP functional simulation model is a cycle-accurate VHDL or Verilog
HDL model file produced by the Quartus II software. It allows for fast
functional simulation of IP using industry-standard VHDL and Verilog
HDL simulators.
1
To generate an IP functional simulation model for your MegaCore
function, follow these steps:
1.
Figure 2–7. IP Toolbench—Set Up Simulation
Click Step 2: Set Up Simulation in IP Toolbench
You may only use these simulation model output files for
simulation purposes and expressly not for synthesis or any
other purposes. Using these models for synthesis creates a
nonfunctional design.
MegaCore Version 2.3.0
(Figure
Altera Corporation
October 2005
2–7).