NOIL1SM4000A-GDC ON Semiconductor, NOIL1SM4000A-GDC Datasheet - Page 6

• Manufacturer Part Number: NOIL1SM4000A-GDC
• Description: LUPA4000 MONO PGA127
• Manufacturer: ON Semiconductor

Specifications of NOIL1SM4000A-GDC

• Lead Free Status / Rohs Status: Supplier Unconfirmed

Image Core
and two Y-addressing registers (only one drawn), pixel array
drivers, and column amplifiers.
or two output amplifiers. The output amplifiers operate at a
Output Amplifier
can be operated at 66 Mpixels/sec to bring the whole pixel
array of 2048 by 2048 pixels at the required frame rate. The
second output amplifier can be enabled in parallel if the
clock frequency is decreased to 33 Msamples/sec. Using
only one output-stage, the output signal is the result of
multiplexing between the two internal buses. When using
two output-stages, both outputs are in phase.
signal; the second output is a DC signal, which offset can be
programmed using a 7-bit word. The DC signal is used for
common mode rejection between the two signals. The
disadvantage is an increase in power dissipation. However,
this can be reduced by setting the highest DAC voltage using
the SPI.
The LUPA4000 architecture is shown in Figure 4.
The image core consists of a pixel array, one X-addressing
The active pixel area is read out in progressive scan by one
The sensor has two output amplifiers. A single amplifier
Each output-stage has two outputs. One output is the pixel
Clk_y Sync_y
Eos_y
Figure 4. Block Diagram of Image Sensor
Clk_x Sync_x
(reset, mem_hl, precharge, sample)
SENSOR ARCHITECTURE
Pixel
(0,0)
Logic
Blocks
http://onsemi.com
On-chip drivers
Column Amplifiers
X-shift registers
(2048 x 2048)
Pixel Array
6
SPI
nomimal speed of 66-MHz pixel rate, or 33-MHz pixel rate
if two output amplifiers are used to read out the imager. The
image sensor is designed for operation up to 66 MHz.
in the x-direction and y-direction in steps of two. Only even
start addresses in x-direction and y-direction are possible.
The starting point of the address can be uploaded using the
SPI.
level) and 0.3 V (white level) and depends on process
variations and voltage supply settings. The output voltage of
Output2 is determined by the DAC.
The structure allows having a programmable addressing
The output voltage of Output 1 is between 1.3 V (dark
2 Differential Outputs
SPI
Image Sensor
DAC
Figure 5. Output Stage Architecture
7 bits
DAC
Eos_x
(Pixel Signal)
(dc signal)
Output 1
Output 2