BTS50060-1TEA Infineon Technologies, BTS50060-1TEA Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
BTS50060-1TEA
Manufacturer Part Number
BTS50060-1TEA
Description
IC PWR SW HI-SIDE 1CH TO252-5
Manufacturer
Infineon Technologies
Series
-r
Type
High Sider
Datasheet
1.BTS50060-1TEA.pdf
(39 pages)
Specifications of BTS50060-1TEA
Input Type
Non-Inverting
Number Of Outputs
1
On-state Resistance
10 mOhm
Current - Output / Channel
16.5A
Current - Peak Output
75A
Voltage - Supply
6 V ~ 19 V
Operating Temperature
-40°C ~ 150°C
Mounting Type
Surface Mount
Package / Case
TO-252-5, DPak (4 Leads + Tab), TO-252AD
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
BTS50060-1TEA
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
4.3
Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go
Table 4
Parameter
Thermal Resistance -
Junction to Case
Thermal Resistance -
Junction to Ambient - 2s2p
1) Not subject to production test, specified by design.
2) Specified
Figure 6
Jedec JESD51-2,-5,-7 at natural convection on FR4 1s and 2s2p board. The product (chip + package) was
simulated on a 76.4 x 114.3 x 1.5 mm board with 2 inner copper layers (2x 70µm Cu, 2 x 35µm Cu). Where
applicable, a thermal via array under the exposed pad contacted the first inner copper layer. The PCB layer
structure is shown in
Datasheet
High current PROFET
Figure 6
(Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers (2 × 70 mm Cu, 2 × 35 mm
Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.
to www.jedec.org.
and
R
Thermal Resistance
Thermal Resistance
Typical transient thermal impedance
Z
thJA
Figure 7
th(JA)
value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product
= f(t
Figure
TM
are showing the typical thermal impedance of BTS50060-1TEA mounted according to
P
) for different cooling areas
W
8. The PCB layout is shown in
Symbol
R
R
thJC
thJA_2s2p
1)
1)
Min.
–
–
Typ.
1
22
Values
10
Figure 7
Figure
Max.
1.1
–
9.
Typical transient thermal impedance
Z
duty cycles D = t / t
th(JA)
Unit
K/W
K/W
= f(t
General Product Characteristics
Note /
Test Condition
–
2)
P
) for PWM operation with
W
period
Rev. 1.1, 2011-04-13
BTS50060-1TEA
on a 2s2p PCB
Number
P_4.27
P_4.29