LFXP10E-3FN256C Lattice, LFXP10E-3FN256C Datasheet - Page 231
LFXP10E-3FN256C
Manufacturer Part Number
LFXP10E-3FN256C
Description
IC FPGA 9.7KLUTS 188I/O 256-BGA
Manufacturer
Lattice
Datasheet
1.LFXP3C-3T100C.pdf
(397 pages)
Specifications of LFXP10E-3FN256C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP10E-3FN256C
Manufacturer:
LATTICE
Quantity:
10
Company:
Part Number:
LFXP10E-3FN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 231 of 397
- Download datasheet (10Mb)
Lattice Semiconductor
Figure 10-13. Read Data Transfer When DDRCLKPOL=1
Data Read Critical Path
Data in the second stage DDR registers can be registered either on the positive edge or on the falling edge of
FPGA clock depending on the DDRCLKPOL signal. In order to ensure that the data transferred to the FPGA core
registers is aligned to the rising edge of system CLK, this path should be constrained with a half clock transfer. This
half clock transfer can be forced in the software by assigning a multicycle constraint (multicycle of 0.5 X) on all the
data paths to the first PFU register.
Notes -
(1) DDR memory sends DQ aligned to DQS strobe.
(2) The DQS Strobe is delayed by 90 degree using the dedicated DQS logic.
(3) DQ is now center aligned to DQS Strobe.
(4) PRMBDET is the Preamble detect signal generated using the DQSBUFB primitive. This is used to
(5) The first set of IO registers A and B, capture data on the positive edge and negative edge of DQS.
(6) IO register C transfers data so that both data are now aligned to negative edge of DQS.
(7) DDCLKPOL signal generated will determine if the CLK going into the synchronization registers need to
(8) The IO Synchronization registers capture data at on negative edge of the FPGA CLK.
DDRCLKPOL=1
IO REGISTERS
CLK TO SYNC
generate the DDRCLKPOL signal.
be inverted. In this case, the DDRCLKPOL=1 as the CLK is HIGH at the 1
DQS at PIN
DQS at IOL
PRMBDET
FPGA CLK
DATAIN_P
DATAIN_N
DQ at PIN
DQ at IOL
C
A
B
P0
P0
10-12
N0
N0
P0
P1
P1
N0
P0
N1
P1
N1
P0
N0
st
LatticeECP/EC and LatticeXP
N1
P1
rising edge of PRMBDET.
DDR Usage Guide
Related parts for LFXP10E-3FN256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 9.7K LUTs 188 IO 1.2 V -3 Spd I
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 9.7K LUTs 244 IO 1.2 V -3 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 9.7K LUTs 244 IO 1.2 V -3 Spd I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 9.7K LUTs 188 I/O 1.2V -3 Speed IND
Manufacturer:
Lattice
Part Number:
Description:
IC FPGA 9.7KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 9.7KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 9.7KLUTS 244I/O 388-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 9.7KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 9.7KLUTS 388FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 9.7KLUTS 388FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 9.7KLUTS 256FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 9.7KLUTS 388FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 9.7KLUTS 388FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 9.7K LUTs 244 IO 1.2 V -4 Spd I
Manufacturer:
Lattice